IPsec-protected transport of HDTV over IP

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 869-879

  Bellows, Peter ^a   Flidr, Jaroslav ^a   Gharai, Ladan ^a   Perkins, Colin ^a   Chodowiec, Pawel ^b   Gaj, Kris ^b  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b George Mason University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPLEX NETWORKS; HIGH DEFINITION TELEVISION; MOBILE SECURITY; NETWORK SECURITY; PACKET NETWORKS; PROGRAM PROCESSORS; SECURITY OF DATA;

APPLICATION DEVELOPERS; BANDWIDTH-INTENSIVE APPLICATIONS; HARDWARE ACCELERATION; INTELLIGENT INTERFACE; NETWORK PROCESSING; PRODUCTION QUALITY; SAMPLE APPLICATIONS; SECURITY PROTOCOLS;

CRYPTOGRAPHY;

EID: 33745433874     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_84     Document Type: Article

References (22)

1. Calvin, J.: Digital convergence. In: Proceedings of the Workshop on New Visions ofr Large-Scale Networks: Research and Applications, Vienna, Virginia (2001)
2. IP Security Protocol (IPsec) Charter: Latest RFCs and Internet Drafts for IPsec, http://ietf.org/-html.charters/ipsec-charter.html. (2003)
3. FreeS/WAN: IPsec Performance Benchmarking, http://www.freeswan.org/freeswan_trees/-freeswan-1.99/doc/performance.html. (2002)
4. Schott, B., Bellows, P., French, M., Parker, R.: Applications of adaptive computing systems for signal processing challenges. In: Proceedings of the Asia South Pacific Design Automation Conference, Kitakyushu, Japan (2003)
5. Bellows, P., Flidr, J., Lehman, T., Schott, B., Underwood, K.D.: GRIP: A reconfigurable architecture for host-based gigabit-rate packet processing. In: Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA (2002)
6. Chodowiec, P., Gaj, K., Bellows, P., Schott, B.: Experimental testing of the gigabit IPsec-compliant implementations of Rijndael and Triple-DES using SLAAC-1V FPGA accelerator board. In: Proc. of the 4th Int'l Information Security Conf., Malaga, Spain (2001)
7. Grembowski, T., Lien, R., Gaj, K., Nguyen, N., Bellows, P., Flidr, J., Lehman, T., Schott, B.: Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512. In: Proc. of the 5th Int'l Information Security Conf., Sao Paulo, Brazil (2002)
8. Hutchings, B.L., Franklin, R., Carver, D.: Assisting network intrusion detection with reconfigurable hardware. In: Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA (2002)
9. FreeS/Wan: http://www.freeswan.org/. (2003)
10. Society of Motion Picture and Television Engineers: Bit-serial digital interface for high-definition television systems (1998) SMPTE-292M.
11. Perkins, C.S., Gharai, L., Lehman, T., Mankin, A.: Experiments with delivery of HDTV over IP networks. Proc. of the 12th International Packet Video Workshop (2002)
12. Schulzrinne, H., Casner, S., Frederick, R., Jacobson, V.: RTP: A transport protocol for real-time applications (1996) RFC 1889.
13. DVS Digital Video Systems: http://www.dvs.de/. (2003)
14. Mummert, T., Kosak, C., Steenkiste, P., Fisher, A.: Fine grain parallel communication on general purpose LANs. In: In Proceedings of 1996 International Conference on Supercomputing (ICS96), Philadelphia, PA, USA (1996) 341-349
15. Reinhardt, S.K., Larus, J.R., Wood, D.A.: Tempest and typhoon: User-level shared memory. In: International Conference on Computer Architecture, Chicago, Illinois, USA (1994)
16. Sumimoto, S., Tezuka, H., Hori, A., Harada, H., Takahashi, T., Ishikawa, Y.: The design and evaluation of high performance communication using a Gigabit Ethernet. In: International Conference on Supercomputing, Rhodes, Greece (1999)
17. Shivam, P., Wyckoff, P., Panda, D.: EMP: Zero-copy OS-bypass NIC-driven Gigabit Ethernet message passing. In: Proc. of the 2001 Conference on Supercomputing. (2001)
18. Lockwood, J.W., Turner, J.S., Taylor, D.E.: Field programmable port extender (FPX) for distributed routing and queueing. In: Proc. of the ACM International Symposium on Field Programmable Gate Arrays, Napa Valley, CA (1997) 30-39
19. McHenry, J.T., Dowd, P.W., Pellegrino, F.A., Cairozzi, T.M., Cocks, W.B.: An FPGA-based coprocessor for ATM firewalls. In: Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA (1997) 30-39
20. Underwood, K.D., Sass, R.R., Ligon, W.B.: Analysis of a prototype intelligent network interface. Concurrency and Computing: Practice and Experience (2002)
21. National Laboratory for Applied Network Research: Network performance measuring tool, http://dast.nlanr.net/Projects/Iperf/. (2003)
22. Jarvinen, K., Tommiska, M., Skytta, J.: Fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: Eleventh ACM International Symposium on Field- Programmable Gate Arrays (FPGA 2003), Monterey, California (2003)