Shangri-La: Achieving high performance from compiled network applications while enabling ease of programming

ACM SIGPLAN Notices

Volumn 40, Issue 6, 2005, Pages 224-236

  Chen, Michael K ^a   Li, Xiao Feng ^b   Lian, Ruiqi ^c   Lin, Jason H ^b   Liu, Lixia ^b   Liu, Tao ^c   Ju, Roy ^a  

^a INTEL CORPORATION   (United States)

^b INTEL CHINA RESEARCH CENTER   (China)

^c INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Chip multiprocessors; Dataflow programming; Network processors; Packet processing; Program partitioning; Throughput oriented computing

Indexed keywords

C (PROGRAMMING LANGUAGE); DATA HANDLING; PACKET NETWORKS; PROGRAM COMPILERS; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

CHIP MULTIPROCESSORS; DATAFLOW PROGRAMMING; NETWORK PROCESSORS; PACKET PROCESSING; PROGRAM PARTITIONING; THROUGHPUT-ORIENTED COMPUTING;

COMPUTER PROGRAMMING;

EID: 33745233805     PISSN: 03621340     EISSN: 03621340     Source Type: Journal    
DOI: 10.1145/1064978.1065038     Document Type: Article

References (38)

1. Amaral, J.N., Gao, G.R., Dehnert, J. and Towle, R. The SGI Pro64 Compiler Infrastructure: A Tutorial. In PACT'00, Philadelphia, PA, October 2000.
2. Avissar, O., Barua, R. and Stewart., D. An optimal memory allocation scheme for scratch-pad-based embedded systems. In ACT Transactions on Embedded Computing Systems (TECS), 1(1) pp. 6-26, November 2002.
3. Baer, J.L., Low, D., Crowley, P. and Sidhwaney, N. Memory Hierarchy Design for a Multiprocessor Look-up Engine. In PACT'03, New Orleans, LA, September 2003.
4. Broadcom Corporation. The Sibyte BCM1250 Processor. http://sibyte.broadcom.com/public/index.html
5. Chen, B. and Morris, R. Flexible Control of Parallelism in a Multiprocessor PC Router. In USENIX 2001 Annual Technical Conference, Boston, MA, June 2001.
6. Chiueh, T. and Pradhan, P. High-performance IP routing table lookup using CPU caching. In IEEE Infocom '99, New York, NY, March 1999.
7. Chow, F., Chan, S., Kennedy, R., Liu, S.M., Lo, R. and Tu, P. A new algorithm for partial redundancy elimination based on SSA form. In PLDI'97, Las Vegas, NV, June 1997.
8. Cooper, K. and Harvey, T. Compiler-Controlled Memory. In ASPLOS-VIII, San Jose, CA, October 1998.
9. Davidson, J. and Jinturkar, S. Memory Access Coalescing: A Technique for Eliminating Redundant Memory Accesses. In PLDI'94, Orlando, FL, June 1994.
10. Dai, J., Huang, B., Li, L. and Harrison, L. Automatically Partitioning Packet Processing Applications for Pipelined Architectures. To appear in PLDI'05, Chicago, IL, June 2005.
11. Diwan, A., McKinley, K. and Moss, E. Type-Based Alias Analysis. In PLDI'98, Montreal, Canada, June 1998.
12. George, L. and Blume, M. Taming the IXP Network Processor. In PLDI'03, San Diego, CA, June 2003.
13. Goglin, S., Johnson, E.J. and Vin, H. Baker: A Packet Processing Programming Language for Highly Concurrent Hardware. Under preparation for submission.
14. Gupta, R., Mehofer, E. and Zhang, Y. A Representation for Bit Section based Analysis and Optimization. In International Conference on Compiler Construction, Grenoble, France, April 2002.
15. IBM. The PowerNP architecture. http://www.hifn.com/products/5np4g.html.
16. Intel Corporation. Intel IXP2400 Network Processor-Hardware Reference Manual. October 2002.
17. Intel Corporation. Microengine Version 2 (MEv2): Microengine C Compiler Coding Considerations. June 2003.
18. Johnson, E.J. and Kunze, A. IXP2400/2800 Programming: The Complete Microengine Coding Guide. Intel Press, Hillsboro, OR, April 2003.
19. Ju, R., Chan, S. and Wu, Chengyong. Open Research Compiler for Itanium Processor Family. Tutorial in MICRO-34, Austin, TX, December 2001.
20. Kohler, E., Morris, R., Chen, B., Jannotti, J. and Kaashoek, M.F. The Click Modular Router. In ACM TCS, 18(3) pp. 263-297, August 2000.
21. Kohler, E., Morris, R. and Chen, B. Programming language optimizations for modular router configurations. In ASPLOS-X, San Jose, CA October 2002.
22. Kim, J., Jung, S. and Park, Y. Experiences with a Retargetable Compiler for a Commercial Network Processor. In CASES'02, Grenoble, France, October 2003.
23. Kulkarni, C., Gries, M., Sauer, C. and Keutzer, K. Programming Challenges in Network Processor Deployment. In CASES'03, San Jose, CA, October 2003.
24. Li, B. and Gupta, R. Simple Offset Assignment in Presence of Subword Data. In CASES'03, San Jose, CA, October 2003.
25. Narlikar, G. and Zane, F. Performance Modeling for Fast IP Lookups. In SIGMETRICS'01, Cambridge, MA, June 2001.
26. Intel Corporation. Microengine Version 2 (MEv2): Microengine C Compiler Coding Considerations. June 2003.
27. Network Processing Forum. IP Forwarding Application Level Benchmark. http://www.npforum.org/techinfo/ipforwarding_bm.pdf
28. Network Processing Forum. MPLS Forwarding Application Level Benchmark and Annex. http://www.npforum.org/techinfo/MPLSBenchmark.pdf
29. PMC-Sierra. MIPS-based™ Processors. http://pmc-sierra.com/processors/
30. Rosen, E., Viswanathan, A. and Callon, R. RFC 3031 - Multiprotocol Label Switching Architecture. IETF, January 2001.
31. Shah, N., Plishker, W. and Keutzer, K. NP-Click: A Programming Model for the Intel IXP1200. In 2nd Workshop on Network Processors (NP-2), Anaheim, CA, February 2003.
32. Shah, N., Plishker, W. and Keutzer, K. Comparing Network Processor Programming Environments: A Case Study. In 2004 Workshop on Productivity and Performance in High-End Computing (P-PHEC), HPCA-10, Madrid, Spain, February 2004.
33. Stephenson, M., Babb, J. and Amarasinghe, S. Bitwidth Analysis with Application to Silicon Compilation. In PLDI'00, Vancouver, BC, June 2000.
34. W.R. Stevens. TCP/IP Illustrated, Volume 1: The Protocols. Addison-Wesley, Boston, MA, 1994.
35. Udayakumaran, S. and Barua, R. Compiler-Decided Dynamic Memory Allocation for Scratch-Pad Based Embedded Systems. In CASES'03, San Jose, CA, October 2003.
36. Vin, H., Mudigonda, J., Jason, J., Johnson, E.J., Ju, R., Kunze, A. and Lian, R. A Programming Environment for Packet-processing Systems: Design Considerations. In 3rd Workshop on Network Processors & Applications, Madrid, Spain, February 2004.
37. Zhuang, X. and Pande, S. Balancing Register Allocation Across Threads for a Multithreaded Network Processor. In PLDI'04, Washington, DC, June 2004.
38. Zhuang, X. and Pande, S. Resolving Register Bank Conflicts for a Network Processor. In PLDI'03, New Orleans, LA, June 2004.