Programming challenges in network processor deployment

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 178-187

  Kulkarni, Chidamer ^a   Gries, Matthias ^a   Sauer, Christian ^a,b   Keutzer, Kurt ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

IPv4 forwarding; Mapping; Multi threading; Programming heterogeneous architectures; Programming model; Resource sharing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; COMPUTER NETWORKS; COMPUTER PROGRAMMING; DATA TRANSFER; MAPPING; NETWORK PROTOCOLS; ROUTERS;

IPV4 FORWARDING; MULTI-THREADING; PROGRAMMING HETEROGENEOUS ARCHITECTURES; PROGRAMMING MODEL; RESOURCE SHARING;

MICROPROCESSOR CHIPS;

EID: 11244303443     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951710.951735     Document Type: Conference Paper

References (41)

1. ACE Associated Compiler Experts bv, the Netherlands, CoSy compiler development system http://www.ace.nl.
2. CoWare, Inc., LISATek EDA Tools http://www.coware.com.
3. Target Compiler Technologies n.v., Chess/Checkers retargetable tool-suite http://www.retarget.com.
4. Tensilica, Inc., Xtensa C/C++ Compiler (XCC) http://www.tensilica.com.
5. F. Baker. Requirements for IP version 4 routers. RFC1812, Internet Engineering Task Force (IETF), June 1995.
6. W. Blume, R. Eigenmann, J. Hoeflinger, D. Padua, P. Petersen, L. Rauchwerger, and P. Tu. Automatic detection of parallelism: A grand challenge for high-performance computing. IEEE Parallel and Distributed Technology, 2(3):37-47, 1994.
7. G. C. Buttazzo. Hard Real-Time Computing Systems. Kluwer Academic Publishers, 1997.
8. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, and T. Omnes. Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic Publishers, Mar. 2002.
9. P. Chandra, F. Hady, R. Yavatkar, T. Bock, M. Cabot, and P. Mathew. Benchmarking network processors. In P. Crowley, M. Franklin, H. Hadimioglu, and P. Onufryk, editors, Network Processor Design: Issues and Practices, volume 1, pages 11-25. Morgan Kaufmann Publishers, Oct. 2002.
10. V. Côté, P. Bourque, S. Oligny, and N. Rivard. Software metrics: An overview of recent results. Journal of Systems and Software, Elsevier Science, 8(2):121-131, Mar. 1988.
11. D.Naishlos, M. Biberstein, and A. Zaks. Compiler vectorization techniques for a disjoint SIMD architecture. Technical Report H0146, IBM Research, Nov. 2002.
12. L. George and M. Blume. Taming the IXP network processor. In ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation (PLDI '03), June 2003.
13. G. Giacalone, T. Brightman, A. Brown, J. Brown, J. Farrell, R. Fortino, T. Franco, A. Funk, K. Gillespie, E. Gould, D. Husak, E. McLellan, B. Peregoy, D. Priore, M. Sankey, P. Stropparo, and J. Wise. A 200 MHz digital communications processor. In IEEE International Solid-State Circuits Conference (ISSCC), pages 416-417, Feb. 2000.
14. M. Gries, C. Kulkarni, C. Sauer, and K. Keutzer. Exploring trade-offs in performance and programmability of processing element topologies for network processors. In Second Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture (HPCA9), Mar. 2003.
15. T. R. Halfhill. Intel network processor targets routers. Microprocessor Report, 13(12), Sept. 1999.
16. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. L. E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, special issue on multiprocessors, Dec. 1996.
17. J. Hoogerbrugge and L. Augusteijn. Instruction scheduling for Trimedia. Journal of Instruction-Level Parallelism, 1(1), Feb. 1999.
18. W. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. August. Compiler technology for future microprocessors. Proceedings of the IEEE, 83(12):1625-1640, 1995.
19. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. F. Kaashoek. The Click modular router. ACM Transactions on Computer Systems, 18(3):263-297, Aug. 2000.
20. H. Kopetz. Real-Time Systems: Design Principles for Distributed Embedded Applications. Number 395 in Kluwer International Series in Engineering and Computer Science. Kluwer Academic Publishers, 1997.
21. A. Krishnamurthy and K. Yelick. Analyses and optimizations for shared address space programs. Journal of Parallel and Distributed Computations, 1996.
22. D. Lanneer, J. V. Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, and G. Goossens. CHESS: Retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors, pages 85-102. Kluwer Academic Publishers, 1995.
23. R. Leupers and P. Marwedel. Retargetable compilers for embedded DSPs. In 7th European Multimedia, Microprocessor Systems and Electronic Commerce Conference (EMMSEC), Nov. 1997.
24. R. Leupers and P. Marwedel. Retargetable Compiler Technology for Embedded Systems - Tools and Applications. Kluwer Academic Publishers, Oct. 2001.
25. C. Liem and P. Paulin. Compilation techniques and tools for embedded processor architectures. In J. Staunstrup and W. Wolf, editors, Hardware/Software Co-Design: Principles and Practise. Kluwer Academic Publishers, 1997.
26. A. Mihal, C. Kulkarni, K. Vissers, M. Moskewicz, M. Tsai, N. Shah, S. Weber, Y. Jin, K. Keutzer, C. Sauer, and S. Malik. Developing architectural platforms: A disciplined approach. IEEE Design & Test of Computers, 19(6):6-16, 2002.
27. J. Nickolls, L. J. Madar III, S. Johnson, V. Rustagi, K. Unger, and M. Choudhury. Broadcom Calisto: A multi-channel multi-service communication platform. In 14th Hot-Chips Symposium, Aug. 2002.
28. P. Panda, F. Catthoor, N. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandecappelle, and P. G. Kjeldsberg. Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems, 6(2), Apr. 2001.
29. S. Rajan, M. Fujita, A. Sudarsanam, and S. Malik. Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor. In International Workshop on Hardware/Software Codesign (CODES), 1999.
30. K. Richter, M. Jersak, and R. Ernst. A formal approach to MpSoC performance verification. IEEE Computer, 36(4):60-67, Apr. 2003.
31. O. Schliebusch, A. Hoffmann, A. Nohl, G. Braun, and H. Meyr. Architecture implementation using the machine description language LISA. In 15th International Conference on VLSI Design, pages 239-244, Jan. 2002.
32. N. Shah. Understanding network processors. Master's thesis, Dept. of Electrical Eng. and Computer Sciences, University of California, Berkeley, September 2001.
33. N. Shah, W. Plishker, and K. Keutzer. NP-Click: A programming model for the Intel IXP 1200. In 2nd Workshop on Network Processors (NP2) at the 9th International Symposium on High Performance Computer Architecture (HPCA9), Feb. 2003.
34. Y. Shin and K. Choi. Software synthesis through task decomposition by dependency analysis. In IEEE/ACM International Conference on Computer-Aided Design, 1996.
35. T. Spalink, S. Karlin, L. Peterson, and Y. Gottlieb. Building a robust software-based router using network processors. In 18th ACM Symposium on Operating Systems Principles (SOSP), Oct. 2001.
36. X. Tang and G. R. Gao. Automatically partitioning threads based on remote paths. In International Conference on Parallel and Distributed Systems, pages 14-16, Dec. 1998.
37. Teja Technologies. IPv4 forwarding application performance. White paper, July 2002.
38. L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, and J. Greutert. Embedded software in network processors - models and algorithms. In First Workshop on Embedded Software (EMSOFT), pages 416-434, Oct. 2001.
39. A. Tillmann. A case for using a specialized language for NPU design. EE Times, Aug. 2002.
40. M. Tsai, C. Kulkarni, C. Sauer, N. Shah, and K. Keutzer. A benchmarking methodology for network processors. In P. Crowley, M. Franklin, H. Hadimioglu, and P. Onufryk, editors, Network Processor Design: Issues and Practices, volume 1, pages 141-165. Morgan Kaufmann Publishers, Oct. 2002.
41. J. Wagner and R. Leupers. C compiler design for an industrial network processor. In ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES), pages 155-164, 2001.