Optimal Zigzag (OZ): An effective yet feasible power-gating scheme achieving two orders of magnitude lower standby leakage

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn 2005, Issue , 2005, Pages 312-315

  Choi, Kyu Won ^a   Xu, Yingxue ^a   Sakurai, Takayasu ^a  

^a INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CMOS INTEGRATED CIRCUITS; NANOTECHNOLOGY; SWITCHING;

INPUT-PHASE-FORCING (IPF); OFF-OFF STACKING; OPTIMAL ZIGZAG (OZ); POWER-GATING SCHEME;

LEAKAGE CURRENTS;

EID: 33745168675     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIC.2005.1469394     Document Type: Conference Paper

References (8)

1. L.Wei, Z.Chen, M.Johnson, and K.Roy, "Design and optimization of low voltage high performance dual threshold CMOS circuits," DAC'98, pp.489-494, Jun.1998.
2. S.Mutoh, T.Douseki, Y.Matsuya, T.Aoki, S.Shigematsu, and J.Yamada, "1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 847-854, Aug. 1995.
3. J.P.Harter and F.Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," CICC'1997, pp.475-478, Oct. 1997.
4. K.Usami, N.Kawabe, and M.Koizumi, "Automated selective multi-threshold design for ultra-low standby applications," ISLPED'02, pp.202-206, Aug. 2002.
5. K.Min, H.Kawaguchi, and T.Sakurai, "Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era," ISSCC'2003, pp.400-401, Feb. 2003.
6. J.Kao, S.Naredra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," DAC'98, pp. 495-500, Jun. 1998.
7. G.Uvieghara, et. al., "A highly-integrated 3G CDMA2000 IX cellular baseband chip with GSM/AMPS/GPS/Bluetooth/Multimedia Capabilities and ZIP RF support," ISSCC'2004, pp.422-423, Feb. 2004.
8. T.Miyazaki, T.Q.Cahn, H.Kawaguchi, and T.Sakurai, "Observation of one-fifth-of-a-clock wake-up time of power-gated circuit," CICC'2004, pp.87-90, Oct. 2004.