Observation of one-fifth-of-a-clock wake-up time of power-gated circuit

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 87-90

  Miyazaki, Takayuki ^a   Canh, Tran Quang ^a   Kawaguchi, Hiroshi ^a   Sakurai, Takayasu ^a  

^a INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; LEAKAGE CURRENTS; LOGIC DESIGN; SIGNAL PROCESSING; TIMING DEVICES;

CIRCUIT BLOCK; NODES; STANDBY MODE; SUPPLY VOLTAGE;

NETWORKS (CIRCUITS);

EID: 17044373463     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J. Kao, S. Narendra, and A. Chandrakasan, "Subthreshold leakage modeling and reduction techniques," Proc. of Int. Conf. on Computer-Aided Design, pp. 141-148, 2002.
2. S. Borkar, "Design challenges of technology scaling," Micro, pp. 23-29, July/Aug 1999.
3. L. Benini and G. De Michelli, "Automatic synthesis of low power gated clock finite state machine," Trans. Computer -Aided Design, vol. 15, pp. 630-643, Jun. 1996.
4. T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshida, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, T. Sakurai, "A 0.9V 150MHz 10mW 4mm2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme," in ISSCC Dig. Tech. Papers, pp. 166-167, Feb. 1996.
5. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 8470854, Aug. 1995.
6. J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, and S. Borkar, "Dynamic sleep transistor and body bias for active leakage power control of microprocessors," IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1838-1843, Nov. 2003.
7. K. S. Min, H. Kawaguchi, and T. Sakurai, "Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-Gating Scheme in Leakage Dominant Era," in ISSCC Dig. Tech. Papers, pp.400-401, Feb. 2003.
8. T. Inukai, M. Takamiya, K. Nose, H. Kawaguchi, T. Hiramoto, and T. Sakurai, "Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration," CICC, pp. 409-412, May 2000.
9. TH Devices," Int. Conf. on Microelectronic Test Structures, Mar. 24, 2004.
10. B. P. Brent and H. T. Kung, "A Regular layout for parallel adders," Trans. on Computers, vol. 12, no. 3, Mar. 1982.
11. B. H. Calhoun, F. A. Honore, and A. Chandrakasan, "Design Methodology for Fine-Grained Leakage Control in MTCMOS," in proc. ISLPED, pp. 104-109, Aug. 2003.