Virtual hardware prototyping through timed hardware-software co-simulation

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 798-803

  Fummi, Franco ^a   Loghi, Mirko ^a   Martini, Stefano ^a   Monguzzi, Marco ^c   Perbellini, Giovanni ^a   Poncino, Massimo ^b  

^a UNIVERSITY OF VERONA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

^c Sitek SpA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; DECISION THEORY; EMBEDDED SYSTEMS; FACTORY AUTOMATION; MATHEMATICAL MODELS;

HARDWARE EXTENSIONS; HDL MODELS; REAL-LIFE APPLICATIONS; TIMING-ACCURATE COSIMULATION;

RAPID PROTOTYPING;

EID: 33646948537     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.327     Document Type: Conference Paper

References (22)

1. Ultimodule, Inc., http://www.ultimodule.com.
2. Red Hat eCos, http://sources.redhat.com/eCos.
3. A. Ghosh et al., "A Hardware-Software Co-Simulator for Embedded System Design and Debugging,"ASPDAC'95, pp. 155-164. January 2000.
4. C. Liem, F. Nacabal, C. Valderrama, P. Paulin, A. Jerraya, "System-on-Chip Co-Simulation and Compilation,"IEEE Design and Test, Vol. 14, No, 2, pp. 16-25. Apr.-Jun. 1997.
5. C. Valderrarna, F. Nacabal, P. Paulin, A. Jerraya, "Automatic VHDL-C Interface Generation for Distributed Co-Simulation: Application to Large Design Examples", Design Automation for Embedded Systems, Vol. 3. No, 2/3, pp. 199-217, March 1998.
6. P. Coste, F. Hessel, Ph. Le Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, A. Jerraya, "Multilanguage Design of Heterogeneous Systems"'. International Workshop on Hardware-Software Codesign, pp. 54-58, May 1999.
7. J. T. Buck. S. Ha, E. A. Lee. and D. G. Messerschmitt, "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems" International Journal of Computer Simulation, Vol. 4. pp. 155-182. April 1994.
8. F. Balarin et al., Hardware-Software Co-Design of Embedded Systems: The Polis Approach, Kluwer Academic Press, 1997.
9. S. Yoo, K. Choi, "Optimistic Timed HW-SW Cosimulation", ASPHDL'97: Asia-Pacifi c Conference on Hardware Description Language, Aug. 1997, pp. 39-42.
10. R. Righter, J. C. Walrand, Distributed Simulation of Discrete Event Systems," Proceedings of the IEEE, Vol. 77, No, 1, Jan. 1995.
11. W. Sung, S. Ha, "Optimized Timed Hardware Software Cosimulation Without Roll-Back,"DATE'98: Design Automation and Test in Europe, Mar. 1998. pp. 945-946.
12. D. Kim et al., "Virtual Synchronization for Fast Distributed Cosimulation of Dataflow Task Graphs,"ISSS'02: International Symposium on Systems Synthesis, Oct. 2002, pp. 174-179.
13. Y. Yi, D. Kim, S. Ha, "Virtual Synchronization Technique with OS Modeling for Fast and Time-Accurate Cosimulation," CODES//SSS'03: International Workshop on Hardware-Software Codesign, pp. 1-6, Oct. 2003.
14. S. Yoo, G. Nicolescu, L. Gauthier, A.A. Jerraya, "Fast Timed Cosimulation of HW/SW Implementation of Embedded Multiprocessor SoC Communication," HLDVT'01: IEEE International Workshop on High Level Design Validation and Test. Oct. 2001. pp. 79-82.
15. I. Bacivarov, S. Yoo, A. A. Jerraya, "Timed HW;-SW Cosimulation Using Native Execution of OS and Applications SW," HLDVT'02: IEEE International Workshop on High Level Design Validation and Test, Oct. 2002, pp. 51-56.
16. J. Liu, M. Lajolo, A. Sangiovanni-Vincentelli, "Software Timing Analysis Using HW/SW Co-Simulation and Instruction Set Simulator,"CODES'98: International Workshop on Hardware-Software Codesign, pp. 65-69, Mar. 1998.
17. L. Semeria. A. Ghosh, "Methodology for Hardware/Software Co-verifi cation in C/C++", ASPDAC'00, pp. 405-108, Jan. 2000.
18. K. Lahiri, A. Raghunathan, G. Lakshminarayana, S. Dey, "Communication Architecture Tuners: a Methodology for the Design of High-Performance Communication Architectures for System-on-Chips," DAC-37, pp. 513-518, Jun. 2000.
19. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fumrni, M. Poncino, "SystemC Co-simulation and Emulation of Multi-Processor SoC Designs," IEEE Computer, Vol. 36. No, 4. Apr. 2003, pp. 53-59.
20. F. Fummi, S. Martini, G. Perbellini, M. Poncino, "Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC,"DATE'04: Design Automation and Test in Europe. Feb. 2004. pp. 564-569.
21. L. Formaggio, F. Furnmi, G. Pravadelli, "A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC," CODES+ISSS 2004: international Conference on Hardware Software Codesign and System Synthesis, Sep. 2004. pp. 152-157.
22. Synopsys, Inc., "SysternC, Version 2.0", http://www.systemc. org.