Current criticalities and innovation perspectives in flash memory design automation

Proceedings of the IEEE

Volumn 91, Issue 4, 2003, Pages 581-592

  Conci, Armando ^a,b   Faldarini, Anna ^a   Fumagalli, Gaspare ^a   Girardi, Antonio ^a   Pesare, Marcello ^a   Tecli, Nicola ^a   Zucchinali, Massimo ^a  

^a STMICROELECTRONICS   (Italy)

^b Flash Memory Division

Author keywords

Analog mixed signal verification; Automated layout design; Circuit simulation and modeling; Package signal integrity analysis

Indexed keywords

AUTOMATION; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CONSTRAINT THEORY; SOFTWARE ENGINEERING; STATISTICAL METHODS;

ANALOG SIGNAL VERIFICATION; AUTOMATED LAYOUT DESIGN; CIRCUIT SIMULATION AND MODELING; MIXED-SIGNAL VERIFICATION; PACKAGE SIGNAL INTEGRITY ANALYSIS;

FLASH MEMORY;

EID: 33646839454     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2003.811710     Document Type: Review

References (18)

1. P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Flash Memories. Norwell, MA: Kluwer, 1999.
2. A. Rofougaran and A. Abidi, "A table lookup FET model for accurate analog circuit simulations," IEEE Trans. Computer-Aided Design, vol. 12, pp. 324-335, Feb. 1993.
3. E. Malavasi, E. Charbon, E: Felt, and A. Sangiovanni-Vincentelli, "Automation of IC layout with analog constraints," IEEE Trans. Computer-Aided Design, vol. 15, pp. 923-942, Aug. 1996.
4. J. M. Conn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, Analog Device-Level Layout Automation. Norwell, MA: Kluwer, 1994.
5. P. Gopalakrishnan, A. Odabasioglu, L. Pileggi, and S. Raje, "An analysis of the wire-load model uncertainity problem," IEEE Trans. Computer-Aided Design, vol. 21, pp. 23-31, Jan. 2002.
6. A. Rushton, VHDL for Logic Synthesis, 2nd ed. New York: Wiley, 2000.
7. 2 3-V-Only 50-MHz 64-Mb 2-b/cell CHE NOR Flash memory," IEEE J. Solid-State Circuits, vol. 35, pp. 1655-1667, Nov. 2000.
8. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
9. M. Conti, P. Crippa, S. Orcioni, and C. Turchetti, "Parametric yield formulation of MOS IC's affected by mismatch effect," IEEE Trans. Computer-Aided Design, vol. 18, pp. 582-596, May 1999.
10. M. Conti, P. Crippa, S. Orcioni, M. Pesare, C. Turchetti, L. Vendrame, and L. Lucherini, "A new methodology for the statistical analysis of VLSI CMOS circuits and its apllications to Flash memories," presented at the Int. Symp. Circuits and Systems, Scottsdale, AZ, 2002.
11. D. Godfrey, "Low-cost stimulation of mixed-signal asic functionality," presented at the IEE Colloq. Application Specific Integrated Circuits Measurement Systems, 1994.
12. R. Massara and K. Steptoe, "Analogue and mixed-signal IC design," IEE Review, vol. 38, pp. 75-79, Feb. 1992.
13. R. Binns, P. Hallam, B. Mack, and R. Massara, "High-level design of analogue circuitry using an analogue hardware description language," in IEE Colloq. Mixed-Signal AHDL/VHDL Modeling and Synthesis, 1997.
14. S. Simovich, S. Mehrotra, P. Franzon, and M. Steer, "Delay and reflection noise macromodeling for signal integrity management of PCB's and MCM's," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 17, pp. 15-21, Feb. 1994.
15. S. Al-sarawi, D. Abbott, and P. Franzon, "A review of 3-D packaging technology," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 21, pp. 2-14, Feb. 1998.
16. R. Achar and M. Nakhla, "Simulation of high-speed interconnects," Proc. IEEE, vol. 89, pp. 693-728, May 2001.
17. C. Lam, S. Ali, and P. Nuytkens, "Three-dimensional modeling of multichip module interconnects," IEEE Trans. Comp., Hybrids, Manufact. Techol., vol. 16, pp. 699-704, Nov. 1993.
18. E. Pillai, "Electrical characterization of glass ceramic SCM/MCM packages for high frequency computer wireless and wired communication systems," in Advanced Packaging Technologies Tutorial: SEMICON West, 1999.