Toward visual microprocessors

Proceedings of the IEEE

Volumn 90, Issue 7, 2002, Pages 1244-1256

  Roska, Tamác ^a,b,d,e,f,g   Rodríguez Vázquez, Ángel ^a,c,h  

^a IEEE   (Hungary)

^b PÁZMÁNY PÉTER CATHOLIC UNIVERSITY   (Hungary)

^c INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

^d INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

^e Department of Electrical Engineering and Computer Sciences   (Hungary)

^f UNIVERSITY OF CALIFORNIA   (United States)

^g Technical Committee on Multimedia   (Hungary)

^h UNIVERSITY OF SEVILLE   (Spain)

Author keywords

Analogic cellular supercomputing; Cellular neural networks; CNN technology; Visual microprocessors

Indexed keywords

CELLULAR NEURAL NETWORKS; COMPUTER ARCHITECTURE; COMPUTER SYSTEMS; INTEGRATED CIRCUITS; VLSI CIRCUITS;

ANALOGIC CELLULAR SUPERCOMPUTING; CNN TECHNOLOGY; VISUAL MICROPROCESSORS;

MICROPROCESSOR CHIPS;

EID: 33646836970     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2002.801453     Document Type: Review

References (37)

1. C. Koch and H. Li, Eds., Vision Chips, Implementing Vision Algorithms with Analog VLSI Circuits. New York: IEEE Press, 1995.
2. A. Moini, Vision Chips. Norwell: Kluwer, 2000.
3. T. Roska and A. Rodríguez-Vázquez, Eds., Toward the Visual Microprocessor. New York: Wiley, 2000.
4. B. Roska and F. S. Werblin, "Vertical interactions across ten parallel, stacked representations in the mammalian retina," Nature, vol. 410, pp. 583-587, Mar. 2001.
5. L. O. Chua and L. Yang, "Cellular neural networks: Theory and applications," IEEE Trans. Circuits Syst., vol. 35, pp. 1257-1290, 1988.
6. L. O. Chua and T. Roska, "The CNN paradigm," IEEE Trans. Circuits Syst. I, vol. 40, pp. 147-156, Mar. 1993.
7. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst. II, vol. 40, pp. 163-173, Mar. 1993.
8. F. Werblin, T. Roska, and L. O. Chua, "The analogic cellular neural 1 network as a bionic eye," Int. J. Circuit Theory Applicat., vol. 23, pp. 541-549, 1995.
9. L. O. Chua and T. Roska, Cellular Neural Networks and Visual Computing. Cambridge, U.K.: Cambridge Univ. Press, 2002.
10. G. Liñán, P. Földesy, S. Espejo, R. Domínguez-Castro, and A. Rodríguez-Vázquez, "A 0.5 μm CMOS 106 transistor analog programmable array processor for real-time image processing," in Proc. 1999 Eur. Solid-State Circuits Conf., Sept., pp. 358-361.
11. R. Carmona, P. Garrido, R. Domínguez-Castro, S. Espejo, and A. Rodríguez-Vázquez, "Bioinspired analog vlsi design realizes programmable complex spatio-temporal dynamics on a single chip," in Proc. 2002 Conf. Design and Test in Europe, to be published.
12. D. Bálya, B. Roska, E. Nemeth, T. Roska, and F. S. Werblin, "A qualitative model framework for spatio-temporal effects in verte-brate retina," Proc. 2000 IEEE Conf. Cellular Neural Networks and Their Applications, pp. 165-170, 2000.
13. T. Roska, "Computer-sensors: Spatial-temporal computers for analog array signals, dynamically integrated with sensors," J. VLSI Signal Process. Syst., vol. 23, pp. 221-238, 1999.
14. S. Espejo, R. Carmona, R. Domínguez-Castro, and A. Rodríguez-Vázquez, "A VLSI-oriented continuous-time CNN model," Int. J. Circuit Theory Applicat., vol. 24, pp. 341-356, May-June 1996.
15. T. Roska, J. Hámori, E. Lábos, K. Lotz, L. Orzó, J. Takács, P. Venetianer, Z. Vidnyánszky, and A. Zarándy, "The use of CNN models in the subcortical visual pathway," IEEE Trans. Circuits Syst. I, vol. 40, pp. 182-195, Mar. 1993.
16. T. Kozek, T. Roska, and L. O. Chua, "Genetic algorithm for CNN template learning," IEEE Trans. Circuits Syst. I, vol. 40, pp. 392-402, June 1993.
17. P. Szolgay, I. Szatmári, and K. László, "A fast fixed point learning method to implement associative memory on CNN's," IEEE Trans. Circuits Syst. I, vol. 44, pp. 362-366, 1997.
18. T. Roska, "Analogic wave computers - Wave-type algorithms: Canonical description, computer classes, and computational complexity," Proc. 2001 IEEE Int. Symp. Circuits and Systems, pp. 41-14, 2001.
19. P. Szolgay, G. Vörös, and Gy. Eröss, "Applications of the cellular neural network paradigm in mechanical vibrating systems," IEEE Trans. Circuits Syst. I, vol. 40, pp. 222-227, Mar. 1993.
20. T. Roska, L. O. Chua, D. Wolf, T. Kozek, R. Tetzlaff, and F. Puffer, "Simulating nonlinear waves and partial differential equations via cnn-Part I: Basic techniques," IEEE Trans. Circuits Syst. I, vol. 42, pp. 807-815, Oct. 1995.
21. L. Alvarez and J. M. Morel, "Morphological approach to multiscale analysis," in Geometry-Driven Diffusion in Computer Vision, B. M. H. Romeny, Ed. Norwell, MA: Kluwer, 1994, pp. 229-249.
22. C. Rekeczky, Á. Tahy, Z. Végh, and T. Roska, "CNN-based spatio-temporal nonlinear filtering and endocardial boundary detection in echocardiography," Int. J. Circuit Theory Applicat., vol. 27, pp. 171-207, 1999.
23. C. Rekeczky and L. O. Chua, "Computing with front propagation: Active contour and skeleton models in continuous-time CNN," J. VLSI Signal Process. Syst., vol. 23, pp. 373-102, 1999.
24. D. Bálya, C. Rekeczky, and T. Roska, "Basic mammalian retinal effects on the prototype complex cell CNN universal machine," in Proc. IEEE 7th Int. Workshop Cellular Neural Networks and Their Applications, 2002, pp. 251-258.
25. J. C. Gealow and C. G. Sodini, "A pixel-parallel image processor using logic pitch matched to dynamic memory," IEEE J. Solid-State Circuits, vol. 34, pp. 831-839, June 1999.
26. G. Liñán, R. Domínguez-Castro, S. Espejo, and A. Rodríguez-Vázquez, "ACE16K: An advanced focal-plane analog programmable array processor," in Proc. 2001 Eur. Solid-State Circuits Conf., Villach, Austria, Sept. 2001, pp. 216-219.
27. P. Kinget and M. Steyaert, Analog VLSI Integration of Massive Parallel Processing Systems. Norwell, MA: Kluwer, 1997.
28. R. Domínguez-Castro et al., "A 0.8 μm CMOS 2-D programmable mixed-signal focal-plane array processor with on-chip binary imaging and instruction storage," IEEE J. Solid-State Circuits, vol. 32, pp. 1013-1026, 1997.
29. 'A. Paasio, A. Dawidziuk, K. Halonen, and V. Porra, "Minimum size 0.5 μm CMOS programmable CNN test chip," in Proc. 1997 Eur. Conf. Circuit Theory and Design, Budapest, Hungary, Sept. 1997, pp. 154-156.
30. M. J. M. Pelgrom et al., "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
31. E. A. Vittoz, "Future of analog VLSI in the VLSI environment," Proc. 1990 IEEE ISCAS, pp. 1372-1390.
32. R. Domínguez-Castro, S. Espejo, A. Rodríguez- Vázquez, and R. Carmona, "A one-transistor-synapse strategy for electrically-programmable massively-parallel analog array processors," in IEEE-CAS 1997 Region 8 Workshop on Analog and Mixed IC Design, ISBN 0-7803-4240-2, Sept., pp. 117-122.
33. A. Rodríguez-Vázquez, E. Roca, M. Delgado-Restituto, S. Espejo, and R. Domínguez-Castro, "MOST-based design and scaling of synaptic interconnections in VLSI analog array processing chips," J. VLSI Signal Process. Syst. Signal, Image Video Technol., vol. 23, pp. 239-266, Nov./Dec. 1999.
34. M. Steyaert et al., "Speed-power-accuracy trade off in high-speed analog-to-digital converters: Now and in the future," in Proc. 9th Workshop in Analog Circuit Design, Apr. 2000.
35. T. Roska, A. Zarándy, S. Zöld, P. Földesy, and P. Szolgay, "The computational infrastructure of analogic CNN computing - Part I: The CNN-UM chip prototyping system," IEEE Trans. Circuits Syst. I, vol. 46, pp. 261-268, 1999.
36. F. Werblin, A. Jacobs, and J. Teeters, "The computational eye," IEEE Spectrum, vol. 33, pp. 30-37, May 1996.
37. L. Blum, F. Cucker, M. Shub, and S. Smale, Complexity and Real Computation, New York: Springer, 1998.