On algorithmic rate-coded AER generation

IEEE Transactions on Neural Networks

Volumn 17, Issue 3, 2006, Pages 771-788

  Linares Barranco, Alejandro ^a   Jimenez Moreno, Gabriel ^a   Linares Barranco, Bernabé ^b   Civit Balcells, Antón ^a  

^a ETSI Informática   (Spain)

^b INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODING (SYMBOLS); KNOWLEDGE REPRESENTATION; NUMBER THEORY; PROBLEM SOLVING; RANDOM PROCESSES; REAL TIME SYSTEMS; SHIFT REGISTERS;

ADDRESS-EVENT-REPRESENTATION; LINEAR-FEEDBACK-SHIFT-REGISTER; PSEUDORANDOM NUMBER GENERATION;

ALGORITHMS;

ALGORITHM; ARTICLE; ARTIFICIAL INTELLIGENCE; AUTOMATED PATTERN RECOGNITION; COMPUTER ASSISTED DIAGNOSIS; COMPUTER GRAPHICS; COMPUTER INTERFACE; EVALUATION; IMAGE ENHANCEMENT; INFORMATION RETRIEVAL; MATHEMATICAL COMPUTING; METHODOLOGY; SIGNAL PROCESSING;

ALGORITHMS; ARTIFICIAL INTELLIGENCE; COMPUTER GRAPHICS; IMAGE ENHANCEMENT; IMAGE INTERPRETATION, COMPUTER-ASSISTED; INFORMATION STORAGE AND RETRIEVAL; NUMERICAL ANALYSIS, COMPUTER-ASSISTED; PATTERN RECOGNITION, AUTOMATED; SIGNAL PROCESSING, COMPUTER-ASSISTED; USER-COMPUTER INTERFACE;

EID: 33646532624     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2006.872253     Document Type: Article

References (54)

1. G. M. Shepherd, The Synaptic Organization of the Brain, 3rd ed. Oxford, U.K.: Oxford Univ. Press, 1990.
2. T. Crimmins, "Geometric filter for speckle reduction," Appl. Opt., vol. 24, pp. 1438-1443, 1985.
3. S. Grossberg, E. Mingolla, and J. Williamson, "Synthetic aperture radar processing by a multiple scale neural system for boundary and surface representation," Neural Netw., vol. 8, no. 7/8, pp. 1005-1028, 1995.
4. S. Grossberg, E. Mingolla, and W. D. Ross, "Visual brain and visual perception: How does the cortex do perceptual grouping?," Trends in Neurosci., vol. 20, pp. 106-111, 1997.
5. J. Lee, "A simple speckle smoothing algorithm for synthetic aperture radar images," IEEE Trans. Syst., Man, Cybern., vol. SMC-13, pp. 85-89, 1983.
6. E. Mingolla, W. Ross, and S. Grossberg, "A neural network for enhancing boundaries and surfaces in synthetic aperture radar images," Neural Netw., vol. 12, no. 3, pp. 499-511, 1999.
7. M. Sivilotti, "Wiring considerations in analog VLSI systems with application to field-programmable networks," Ph.D. dissertation, Calif. Inst. Technol., Pasadena, 1991.
8. M. Mahowald, "VLSI analogs of neural visual processing: A synthesis of form and function," Ph.D. dissertation, Calif. Inst. Technol., Pasadena, 1992.
9. M. Mahowald, An Analog VLSI Stereoscopic Vision System. Boston, MA: Kluwer Academic, 1994.
10. A. Mortara and E. A. Vittoz, "A communication architecture tailored for analog VLSI artificial neural networks: Intrinsic performance and limitations," IEEE Trans. Neural Netw., vol. 5, no. 3, pp. 459-466, 1994.
11. A. Mortara, E. A. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 660-669, Jun. 1995.
12. P. Vernier, A. Mortara, X. Arreguit, and E. A. Vittoz, "An integrated cortical layer for orientation enhancement," IEEE J. Solid-State Cicuits, vol. 32, pp. 177-186, Feb. 1997.
13. J. Kramer, R. Sarpeshkar, and C. Koch, "Pulse-based analog velocity sensors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, pp. 86-101, 1997.
14. E. Culurciello, R. Etienne-Cummings, and K. Boahen, "A biomorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 281-294, Feb. 2003.
15. T. Serrano-Gotarredona, A. G. Andreou, and B. Linares-Barranco, "AER image filtering architecture for vision-processing systems," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 9, pp. 1064-1071, Sep. 1999.
16. R. Serrano-Gotarredona, T. Serrano-Gotarredona, A. Acosta-Jiménez, B. Linares-Barranco, C. Serrano-Gotarredona, A. Linares-Barranco, G. Jiménez-Moreno, and A. Civit-Ballcels, "An arbitrary kernel convolution AER transceiver," Proc. IEEE Int. Symp. Circ. Syst. (ISCA'06), May 2006.
17. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. Neural Netw., vol. 4, no. 3, pp. 523-528, May 1993.
18. A. Abusland, T. S. Lande, and M. Hovin, "A VLSI communication architecture for stochastically pulse-encoded analog signals," in Proc. 1996 IEEE Int. Symp. Circuits Syst., ISCAS'96, vol. III, Atlanta, GA, May 1996, pp. 401-404.
19. K. Boahen, "Retinomorphic vision systems," in Proc. 5th Int. Conf. Microelectron. Neural Netw. Fuzzy Syst., Lausanne, Switzerland, Feb. 1996, pp. 2-14.
20. K. Boahen, "The retinomorphic approach: Pixel-parallel adaptive amplification, filtering and quantization," Int. J. Analog Integr. Circuits Signal Process., vol. 13, pp. 53-68, May/Jun. 1997.
21. K. Boahen, "Communicating neuronal ensembles between neuromorphic chips," in Neuromorphic Systems Engineering: Neural Networks in Silicon. Boston, MA: Kluwer Academic, 1998, ch. 11, pp. 229-262.
22. K. Boahen, "A throughput-on-demand address-event transmitter for neuromorphic chips," in 1999 Conf. Adv. Res. VLSI, Atlanta, GA, 1999, pp. 72-86.
23. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 416-434, May 2000.
24. S. R. Deiss, R. Douglas, and A. A. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems," in Pulsed Neural Networks, W. Maass and C. M. Bishop, Eds. Boston, MA: MIT Press, 1999, ch. 6, pp. 157-178.
25. Z. Kalayjian, J. Waskiewicz, D. Yochelson, and A. G. Andreou, "Asynchronous sampling of 2D arrays using winner-takes-all arbitration," in Proc. 1996 IEEE Int. Symp. Circuits Syst. (ISCAS'96), vol. 3, Atlanta, GA, 1996, pp. 393-396.
26. J. P. Lazzaro and J. Wawrzynek, "A multi-sender asynchronous extension to the address-event protocol," in 16th Conf. Adv. Res. VLSI, W. J. Dally, J. W. Poulton, and A. T. Ishii, Eds., 1995, pp. 158-169.
27. J. T. Marienborg, T. S. Lande, A. Abusland, and M. Hovin, "An analog approach to 'neuromorphic' communication," in Proc. 1996 IEEE Int. Symp. Circuits Syst., ISCAS'96, vol. 3, Atlanta, GA, May 1996, pp. 397-400.
28. E. Vittoz, "Present and future industrial applications of bio-inspired VLSI systems," in 7th Int. Conf. Microelectron. Neural, Fuzzy, and Bio-Inspired Syst., MICRONEURO'99, Granada, Spain, Apr. 1999, pp. 2-11.
29. D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, "Analog VLSI spiking neural network with address domain probabilistic synapses," in Proc. 2001 IEEE Int. Symp. Circuits Syst., (ISCAS 2001), vol. 2, May 2001, pp. 241-244.
30. P. Häfliger, "Asynchronous event redirecting in bio-inspired communication," in Proc. 2001 Int. Conf. Electron., Circuits Syst. (ICECS 2001), vol. 1, Sep. 2001, pp. 87-90.
31. T. Y. W. Choi, B. E. Shi, and K. A. Boahen, "An on-off orientation selective address event representation image transceiver chip," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 2, pp. 342-353, Feb. 2004.
32. E. Culurciello and A. G. Andreou, "16 × 16 pixel silicon on sapphire CMOS digital pixel photosensor array," Electron. Lett., vol. 40, no. 1, pp. 66-68, Jan., 8th 2004.
33. A. Cohen, R. Etienne-Cummings, T. Horiuchi, G. Indiveri, S. Shamma, R. Douglas, C. Koch, and T. Sejnowski, "Rep. 2004 Workshop on Neuromorphic Eng.,", Telluride, CO, Jun. 27 to Jul. 17 2004.
34. J. Lee and B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18 mm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec. 2003.
35. M. Abeles, Corticonics. Neural Circuits of the Cerebral Cortex. Cambridge, U.K.: Cambridge Univ. Press, 1991.
36. K. Hynna and K. Boahen, "Space-rate coding in an adaptive silicon neuron," Neural Netw., vol. 14, pp. 645-656, 2001.
37. W. Maass and T. Natschlager, "A model of fast analog computation based on unreliable synapses," Neural Comput., vol. 12, no. 7, pp. 1679-1704, 2000.
38. W. Gerstner, "Spiking neurons," in Pulsed Neural Networks, W. Maas and C. M. Bishop, Eds. Cambridge: MIT Press, 1999, ch. 1, pp. 3-53.
39. S.-C. Liu and R. Douglas, "Temporal coding in a silicon network of integrate-and-fire neurons," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1305-1314, Sep. 2004.
40. S. Thorpe, F. Fize, and C. Marlot, "Speed of processing in the human visual system," Nature, vol. 381, pp. 520-522, Jun. 1996.
41. L. Perrinet, M. Samuelides, and S. Thorpe, "Coding static natural images using spiking event times: Do neurons cooperate?," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1164-1175, Sep. 2004.
42. M. Lengyel and P. Erdi, "Theta-modulated feedforward network generates rate and phase coded firing in the entorhino-hippocampal system," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1092-1099, Sep. 2004.
43. E. M. Izhikevich, "Which model to use for cortical spiking neurons?," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1063-1070, Sep. 2004.
44. A. Linares-Barranco, "Study and evaluation of AER interfaces for neuromorphic systems," Ph.D. dissertation, Univ. Seville, Spain, 2003.
45. A. Linares-Barranco, R. Senhadji-Navarro, I. García-Vargas, F. Gómez-Rodríguez, G. Jimenez, and A. Civit, "Synthetic generation of address-event for real-time image processing," in Proc. 9th Conf. Emergent Technol. Factory Automation, vol. 2, Lisbon, Spain, Sep. 2003, pp. 462-467.
46. S. W. Golomb, Shift Register Sequences. Laguna Hills, CA: Aegean Park, 1982.
47. A. B. Carlson, P. B. Crilly, and J. C. Rutledge, Communication Systems, an Introduction to Signals and Noise in Electrical Communications. New York: McGraw-Hill, 2002.
48. A. B. Apsel and A. G. Andreou, "Analysis of data reconstruction efficiency using stochastic encoding and an integrating receiver," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 10, pp. 890-897, Oct. 2001.
49. A.S. Sedra and K. C. Smith, Microelectronic Circuits. New York: Oxford Univ. Press, 1998.
50. A. Mortara and E. A. Vittoz, "A 12-transistor PFM demodulator for analog neural networks communication," IEEE Trans. Neural Netw., vol. 6, no. 5, pp. 1280-1283, Sep. 1995.
51. K. W. Boahen and A. G. Andreou, "A contrast sensitive silicon retina with reciprocal synapses," Adv. Neural Info. Process. Syst., vol. 4, pp. 764-772, 1992.
52. Virtex 2.5 V Field Programmable Gate Arrays Data Sheet, Xilinx, April 2001.
53. Ballyinx pci64 Prototyping Board User's Guide, Nallatech Ltd., 2001.
54. R. C. Gonzalez and R. E. Woods, Digital Image Processing, Second ed. Englewood Cliffs, NJ: IE Prentice-Hall, 2002.