Asynchronous event redirecting in bio-inspired communication

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 1, Issue , 2001, Pages 87-90

  Hafliger Ph ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT REPRESENTATION; ANALOG VALUES; ASYNCHRONOUS EVENT; BIO-INSPIRED COMMUNICATIONS; CONNECTION SCHEMES; DISCRETIZATIONS; ENERGY EFFICIENT; EVENT DRIVEN COMMUNICATION PROTOCOLS; FPGA IMPLEMENTATIONS; TIME AXIS; TRANSFER ACTION; VLSI IMPLEMENTATION; VOLTAGE PULSE;

COMMUNICATION; DIGITAL DEVICES; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; ELECTROPHYSIOLOGY; NETWORK PROTOCOLS; VLSI CIRCUITS;

NEURAL NETWORKS;

EID: 77956814800     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. A. Abusland, T. S . Lande, and M. Høvin. A aVLSI communication architecture for stochastically pulse-encoded analog signals. ISCAS, III:401-404, 1996.
2. K. Boahen. A throughput-on-demand address-event transmitter for neuromorphic chips. In Adv. Res. in VLSI, pages 72-86. IEEE Comp. Soc. Press, 1999.
3. S . R. Deiss, R. J. Douglas, and A. M. Whatley. A pulse-coded communications infrastructure for neuromorphic systems. In Pulsed Neural Networks, pages 157-178. The MIT Press, 1999.
4. P. Häfliger. A spike based learning rule and its implementation in analog hardware. PhD thesis, ETH Zürich, Switzerland, 2000. http://www.ifi.uio.no/-hafliger.
5. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Silviotti, and D. Gillespie. Silicon auditory processors as computer peripherals. IEEE Trans. on Neural Networks, 4(3):523-528, 1993.
6. M. Mahowald. VLSI analogs of neuronal visual processing: A synthesis of form and function. PhD thesis, cal. Inst. of Tech., Pasadena, California, 1992.
7. A. J. Martin, A. Lines, R. Manohar, M. Nyström, P. Penez, R. Southworth, U. Cummings, and T. Kwan Lee. The design of an asynchronous MIPS R3000 microprocessor. Adv. Res. in VLSI, (17), September 1997.
8. C. A. Mead. Neuromorphic electronic systems. Proc. IEEE, 78:1629-1636, 1990.
9. A. Mortara and E. A. Vittoz. A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitations. IEEE Trans. on Neural Networks, 5:459-466, 1994.