Analysis of data reconstruction efficiency using stochastic encoding and an integrating receiver

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 10, 2001, Pages 890-897

  Apsel, Alyssa B ^b   Andreou, Andreas G ^a,b  

^a IEEE

^b JOHNS HOPKINS UNIVERSITY   (United States)

Author keywords

Address event; Channel; Communication; Frame rate; Interchip; Scanning

Indexed keywords

CAMERAS; CHARGE COUPLED DEVICES; CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); DATA COMMUNICATION SYSTEMS; DATA REDUCTION; IMAGE QUALITY; IMAGE SENSORS; INTEGRATED CIRCUIT LAYOUT; SCANNING; SIGNAL RECEIVERS; TRANSMITTERS;

ADDRESS-EVENT DATA REPRESENTATION; BIT-WISE DIGITAL COMMUNICATION; CMOS IMAGER; DATA RECONSTRUCTION; INTEGRATION DECAY RATE; INTERCHIP COMMUNICATION; STOCHASTIC ENCODING;

IMAGE RECONSTRUCTION;

EID: 0035493802     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.974775     Document Type: Article

References (15)

1. VLSI analogs of neuronal visual processing: A synthesis of form and function
2. Analog VLSI neuromorphic processing: Case study of a multiple-target tracking system
3. Orientation enhancement using opto-electronic VLSI and asynchronous pulse coding
4. Quality of data reconstruction using stochastic encoding and an integrating receiver
5. Communication architecture tailored for analog VLSI artificial neural networks: Intrinsic performance and limitations
6. A communication scheme for analog VLSI perceptive systems
7. Possible principles underlying the transformations of sensory messages
8. Wiring considerations in analog VLSI systems with applications to field programmable networks
9. Point-to-point connectivity between neuromorphic chips using address-events
10. Retinomorphic vision systems II: Communication channel design
11. Analog VLSI stochastic perturbative learning architectures
12. High dynamic range, arbitrated address event representation digital imager
13. Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons