SCOPUS 정보 검색 플랫폼

Volumn 3728 LNCS, Issue , 2005, Pages 217-226

Leakage and dynamic glitch power minimization using integer linear programming for vth, assignment and path balancing

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; MATHEMATICAL MODELS;

BALANCE PATH DELAYS; HIGH-THRESHOLD DEVICES; INTEGER LINEAR PROGRAMMING; PATH BALANCING;

LEAKAGE CURRENTS;

EID: 33646414454 PISSN: 03029743 EISSN: 16113349 Source Type: Book Series
DOI: 10.1007/11556930_23 Document Type: Conference Paper

Times cited : (4)

References (10)

1
- 0033885658
- Low voltage low power CMOS design techniques for deep submicron ICs
- L. Wei, K. Roy and V. K. De, "Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs," Proc. 13th International Conf. VLSI Design, 2000, pp. 24-29.
- (2000) Proc. 13th International Conf. VLSI Design , pp. 24-29
- Wei, L.¹ Roy, K.² De, K.V.³

2
- 0036907253
- Standby power optimization via transistor sizing and dual threshold voltage assignment
- M. Ketkar and S. S. Sapatnekar, "Standby Power Optimization via Transistor Sizing and Dual Threshold Voltage Assignment," Proc. ICCAD, 2002, pp. 375-378.
- (2002) Proc. ICCAD , pp. 375-378
- Ketkar, M.¹ Sapatnekar, S.S.²

3
- 0031635596
- Design and optimization of low voltage high performance dual threshold CMOS circuits
- L. Wei, Z. Chen, M. Johnson and K. Roy, "Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits," Proc. DAC, 1998, pp. 489-494.
- (1998) Proc. DAC , pp. 489-494
- Wei, L.¹ Chen, Z.² Johnson, M.³ Roy, K.⁴

4
- 0032667127
- Mixed-Vth (MVT) CMOS circuit design methodology for low power applications
- L. Wei, Z. Chen, K. Roy, Y. Ye and V. De, "Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications," Proc. DAC, 1999, pp.430-435.
- (1999) Proc. DAC , pp. 430-435
- Wei, L.¹ Chen, Z.² Roy, K.³ Ye, Y.⁴ De, V.⁵

5
- 0032319165
- Static power optimization of deep submicron CMOS circuits for dual VT technology
- Q. Wang, and S. B. K. Vrudhula, "Static Power Optimization of Deep Submicron CMOS Circuits for Dual VT Technology," Proc, ICCAD, 1998, pp490-496.
- (1998) Proc, ICCAD , pp. 490-496
- Wang, Q.¹ Vrudhula, S.B.K.²

6
- 1542359159
- Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization
- D. Nguyen, A. Davare, M. Orshansky, D. Chinney, B. Thompson, and K. Keutzer, "Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization," Proc. ISLPED, 2003, pp. 158-163.
- (2003) Proc. ISLPED , pp. 158-163
- Nguyen, D.¹ Davare, A.² Orshansky, M.³ Chinney, D.⁴ Thompson, B.⁵ Keutzer, K.⁶

7
- 0030734358
- Low power design by hazard filtering
- tth International Conference on VLSI Design, 1997, pp. 193-197.
- (1997) tth International Conference on VLSI Design , pp. 193-197
- Agrawal, V.D.¹

8
- 2342493285
- Minimum dynamic power CMOS circuit design by a reduced constraint set linear program
- tth International Conference on VLSI Design, 2003, pp. 527-532.
- (2003) tth International Conference on VLSI Design , pp. 527-532
- Raja, T.¹ Agrawal, V.D.² Bushnell, M.L.³

9
- 84961932823
- An empirical and analytical comparison of delay elements and a new delay element design
- N. R. Mahapatra, S. V. Garimella. A. Tarbeen, "An Empirical and Analytical Comparison of Delay Elements and a New Delay Element Design," Proc. IEEE Computer Society workshop on VLSI, 2000, pp. 81 - 86.
- (2000) Proc. IEEE Computer Society Workshop on VLSI , pp. 81-86
- Mahapatra, N.R.¹ Garimella, S.V.² Tarbeen, A.³

10
- 0003404231
- South San Francisco, California: The Scientific Press
- R. Fourer, D. M. Gay, and B. W. Kernighan, AMPL: A Modeling Language for Mathematical Programming. South San Francisco, California: The Scientific Press, 1993
- (1993) AMPL: A Modeling Language for Mathematical Programming
- Fourer, R.¹ Gay, D.M.² Kernighan, B.W.³

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.