Prefetching for improved bus wrapper performance in cores

ACM Transactions on Design Automation of Electronic Systems

Volumn 7, Issue 1, 2002, Pages 58-90

  Lysecky, Roman ^a   Vahid, Frank ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Bus wrapper; Cores; Design reuse; Intellectual property; Interfacing; On chip bus; PVCI; System on a chip; VSIA

Indexed keywords

HEURISTIC METHODS; INTERFACES (COMPUTER); MAPPING; PETRI NETS;

BUS WRAPPERS; PREFETCHING;

MICROPROCESSOR CHIPS;

EID: 0036005098     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/504914.504917     Document Type: Article

References (25)

1. Interface co-synthesis techniques for embedded systems
2. Fast prototyping: A system design flow applied to a complex system-on-chip multiprocessor design
3. Java driven codesign and prototyping of networked embedded systems
4. Bus-based communication synthesis on system level
5. A new direction for computer architecture research
6. Description and simulation of hardware/software systems with Java
7. Scheduling algorithms for multiprogramming in a hard real-time environment
8. Interface design for core-based systems
9. Heterogeneous reconfigurable systems
10. Interface-based design
11. The case for a configure-and-execute paradigm
12. An object-oriented communication library for hardware-software co-design
13. Experiences with system level design for consumer ICs
14. Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications