A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 5, 2006, Pages 1149-1158

  Bakkaloglu, Bertan ^a,b,d   Fontaine, Paul ^a,c   Mohieldin, Ahmed Nader ^a,c   Peng, Solti ^c   Fang, Sher Jiun ^a,c   Dülger, Fikret ^a,c  

^a IEEE   (United States)

^b Arizona State University   (United States)

^c TEXAS INSTRUMENTS   (United States)

^d Atizona StateUniversity   (United States)

Author keywords

CMOS integrated circuits; Low noise amplifier; Multimode; Radio frequency integrated circuits; Transceivers; Wireless

Indexed keywords

DIGITAL MULTI-MODE RECEIVERS; LOW-NOISE AMPLIFIER; MULTIMODE; RADIO FREQUENCY INTEGRATED CIRCUITS;

CODE DIVISION MULTIPLE ACCESS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MICROPROCESSOR CHIPS; RADIO; RADIO FREQUENCY AMPLIFIERS; TRANSCEIVERS;

CMOS INTEGRATED CIRCUITS;

EID: 33646411742     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.872740     Document Type: Conference Paper

References (21)

1. S. Dow et al., "A dual-band direct-conversion/VLIF transceiver for 50GSM/GSM/DCS/PCS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers. Feb. 2002, vol. 1, pp. 461-462.
2. P. Madsen, "RF requirements for UTR A/FDD transceivers," in Proc. 4th Int. Symp. Wireless Personal Multimedia Communications Conf., Sep. 2001, vol. 1, pp. 197-202.
3. R. Gharpurey et al., "A direct conversion receiver for 3G WCDMA standard," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 556-560, Mar. 2003.
4. F. Du vivier et al., "A fully integrated zero-IF transceiver for GSM-GPRS quad-band application," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2249-2257, Dec. 2003.
5. T. Manku et al., "A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCOs and fractional-N synthesizer," in IEEE RFIC Symp., Jun. 2004, pp. 423-426.
6. R. Magoon, A. Molnar, J. Zachan, G. Hatcher, and W. Rhee, "A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/ GPRS RF transceiver with integrated VCOs and fractional-N synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1710-1720, Dec. 2002.
7. P. Fontaine, A. Mohieldin, and A. Bellaouar, "A low-noise low-voltage CT SA modulator with digital compensation of excess loop delay," in IEEE Int. Solid-Stale Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, vol. 1, pp. 498-199.
8. B. Bakkaloglu and P. Fontaine, "Multi-mode, multi-band RF transceiver circuits for mobile terminals in deep-submicron CMOS processes," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 2005, pp. 483-486.
9. R. G. Meyer and A. K. Wong, "Blocking and desensitization in RF amplifiers," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 944-946. Aug. 1995.
10. D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May 1997.
11. H. Darabi and A. A. Abidi, "Noise in RF-CMOS mixers: a simple physical model," IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 15-25, Jan. 2000.
12. P. Gould, C. Zelley, and J. Lin, "A CMOS resistive ring mixer MMICs for GSM 900 and DCS 1800 base station applications," in IEEE MTT-S Int. Microwave Symp. Dig., Jun. 2000, vol. 1, pp. 521-524.
13. V. Geffroy, G. De Astis, and E. Bergeault, "RF mixers using standard digital CMOS 0.35 μm process," in IEEE MTT-S Int. Microwave Symp. Dig., May 2001, vol. 1, pp. 83-86.
14. V. Vidojkovic, J. van der Tang, A. Leeuwenburgh, and A. H. M van Roermund, "A low voltage folded-switching mixer with current- reuse in 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1259-1264, Jun. 2005.
15. R. H. M. van Veldhoven, "A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
16. J. A. Cherry and W. M. Snelgrove, "Excess loop delay in continuousrime delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 4, pp. 376-389, Apr. 1999.
17. B. Nauta, "A CMOS transconductance-C filter technique for very high frequencies," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 142-153, Feb. 1992.
18. B. H. Leung and S. Sutarja, "Multibit σΔ A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
19. S. Yan and E. Sanchez-Sinencio, "A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1 -MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, Jan. 2004.
20. B. M. Putter, "ΣΔ ADC with finite impulse response feedback DAC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, vol. 1, pp. 76-77.
21. T. Itakura and T. Ueno, "A 0.9 V 1.5 mW continuous-rime ΣΔ modulator for WCDMA," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers. Feb. 2004, vol. 1, pp. 78-79.