An innovative low-density parity-check code design with near-Shannon-limit performance and simple implementation

IEEE Transactions on Communications

Volumn 54, Issue 1, 2006, Pages 13-17

  Eroz, Mustafa ^a   Sun, Feng Wu ^a  

^a HUGHES NETWORK SYSTEMS   (United States)

Author keywords

Digital video broadcasting (DVB); High order modulation; Iterative decoding; Low density parity check (LDPC) codes; Very large scale integration (VLSI) implementation

Indexed keywords

AMPLITUDE MODULATION; CODES (SYMBOLS); DECODING; MATRIX ALGEBRA; PHASE SHIFT KEYING;

DIGITAL VIDEO BROADCASTING (DVB); HIGH-ORDER MODULATION; ITERATIVE DECODING; LOW-DENSITY PARITY CHECK (LDPC) CODES; VERY-LARGE-SCALE INTEGRATION (VLSI) IMPLEMENTATION;

IMAGE COMMUNICATION SYSTEMS;

EID: 31344438070     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2005.861681     Document Type: Article

References (13)

1. R. G. Gallager, "Low density parity check codes," IRE Trans. Inf. Theory, vol. IT-8, pp. 21-28, Aug. 1962.
2. D. J. MacKay and R. M. Neal, "Near-Shannon-limit performance of low-density parity-check codes," Electron. Lett., vol. 33, no. 6, pp. 457-458, Mar. 1997.
3. T. Richardson, A. Shokrollahi, and R. Urbanke, "Design of capacity-approaching irregular low-density parity-check codes," IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 619-637, Feb. 2001.
4. G. Al-Rawi and J. Cioffi, "A highly efficient domain-programmable parallel architecture for LDPCC decoding," in Proc. ITCC, 2001, pp. 569-577.
5. M. Mansour and S. Shanbhag, "Low power VLSI decoder architectures for LDPC codes," in Proc. ISLPED, Monterey, CA, 2002, pp. 284-289.
6. W. Lee and A. Wu, "VLSI implementation for LDPC decoder," in Proc. ICECS, 2001, pp. 1223-1226.
7. E. Boutillon, J. Castura, and F. Kschischang, "Decoder first code design," in Proc. 2nd Int. Symp. Turbo Codes, Related Topics, Sep. 2000, pp. 459-462.
8. H. Jin, A. Khandekar, and R. McEliece, "Irregular repeat-accumulate codes," in Proc. 2nd Int. Symp. Turbo Codes, Related Topics, Sep. 2000, pp. 1-8.
9. R. Narayanaswami, "Coded modulation with low-density parity-check codes," M.S. thesis, Texas A&M Univ., College Station, TX, 2001.
10. L. Ping, W. K. Leung, and N. Phamdo, "Low-density parity-check codes with semirandom parity-check matrix," Electron. Lett., vol. 35, no. 7, pp. 38-39, Jan. 1999.
11. D. MacKay, Information Theory, Inference and Learning Algorithms. Cambridge, U.K.: Cambridge Univ. Press, 2003.
12. European Telecommun. Standards Inst. (ETSI) EN 302 307 v1.1.1 Digital Video Broadcasting 2nd Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications [Online]. Available: www.dvb.org
13. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaver laws to parallel turbo and LDPC decoder architectures," IEEE Trans. Inf. Theory, vol. 50, no. 9, pp. 2002-2009, Sep. 2004.