|
Volumn , Issue , 2004, Pages 48-51
|
Clock and data recovery circuits with fast acquisition and low jitter
|
Author keywords
Clock recovery; Delay locked loops (DLL); Fast locking time; Phase locked loops (PLL)
|
Indexed keywords
CLOCK AND DATA RECOVERY CIRCUITS (CDR);
CLOCK RECOVERY;
DELAY-LOCKED LOOPS (DLL);
FAST LOCKING TIME;
CMOS INTEGRATED CIRCUITS;
DATA ACQUISITION;
DELAY CIRCUITS;
ELECTRIC CLOCKS;
FEEDBACK;
INTERPOLATION;
PHASE LOCKED LOOPS;
VARIABLE FREQUENCY OSCILLATORS;
JITTER;
|
EID: 3042616189
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (2)
|
References (7)
|