Synthesis of speed independent circuits based on decomposition

Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 10, Issue , 2004, Pages 135-145

  Yoneda, Tomohiro ^a   Onda, Hiroomi ^b   Myers, Chris ^c  

^a NATIONAL INSTITUTE OF INFORMATICS   (Japan)

^b TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

^c UNIVERSITY OF UTAH   (United States)

Author keywords

Abstraction; Decomposition; Speed independent circuits; STGs; Synthesis

Indexed keywords

ABSTRACTION; SPEED-INDEPENDENT CIRCUITS; STG;

ALGORITHMS; COMPUTER PROGRAMMING LANGUAGES; COSTS; DECOMPOSITION; HEURISTIC METHODS; OPTIMIZATION; SIGNAL PROCESSING; SPECIFICATIONS;

NETWORKS (CIRCUITS);

EID: 2942657343     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (22)

1. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating con current specifications and synthesis of asynchronous con trollers. IEICE Transactions on Information and Systems, E80-D(3):315-325, March 1997.
2. P. A. Beerel, C. J. Myers, and T. H.-Y. Meng. Cover ing conditions and algorithms for the synthesis of speed-independent circuits. IEEE Transactions on Computer-Aided Design, March 1998.
3. R. M. Fuhrer, S. M. Nowick, M. Theobald, N. K. Jha, B. Lin, and L. Plana. Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous ma chines. Technical Report TR CUCS-020-99, Columbia Uni versity, NY, July 1999.
4. Steven M. Burns and Alain J. Martin. Syntax-directed trans lation of concurrent programs into self-timed circuits. In J. Allen and F. Leighton, editors, Advanced Research in VLSI, pages 35-50. MIT Press, 1988.
5. Kees van Berkel, Joep Kessels, Marly Roncken, Ronald Saeijs, and Frits Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. In Proc. European Conference on Design Automation (EDAC), pages 384-389, 1991.
6. Euiseok Kim, Jeong-Gun Lee, and Dong-Ik Lee. Automatic process-oriented control circuit generation for asynchronous high-level synthesis. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 104-113. IEEE Computer Society Press, April 2000.
7. Joep Kessels and Ad Peeters. The Tangram framework: Asynchronous circuits for low power. In Proc. of Asia and South Pacific Design Automation Conference, pages 255-260, February 2001.
8. Doug Edwards and Andrew Bardsley. Balsa: An asyn chronous hardware synthesis language. The Computer Journal, 45(1):12-18, 2002.
9. A. Bystrov and A. Yakovlev. Asynchronous circuit synthe sis by direct mapping: Interfacing to environment. In Proc. International Symposium on Advanced Research in Asyn chronous Circuits and Systems, pages 127-136, April 2002.
10. Tiberiu Chelcea and Steven M. Nowick. Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. In Proc. ACM/IEEE Design Automa tion Conference, June 2002.
11. Chris J. Myers and Teresa H.-Y. Meng. Synthesis of timed asynchronous circuits. IEEE Transactions on VLSI Systems, 1(2):106-119, June 1993.
12. Tomohiro Yoneda and Chris Myers. Synthesizing timed cir cuits from high level specification languages. NII Technical Report, NII-2003-003E, 2003.
13. A. Matsumoto. High level synthesis of asynchronous cir cuits (in Japanese). Master Thesis, Tokyo Insitute of Tech nology, 2004.
14. Tam-Anh Chu. Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD thesis, MIT Labora tory for Computer Science, June 1987.
15. Walter Vogler and Ralf Wollowski. Decomposition in asyn chronous circuit design. In J. Cortadella, A. Yakovlev, and G. Rozenberg, editors, Concurrency and Hardware Design, volume 2549 of Lecture Notes in Computer Science, pages 152-190. Springer-Verlag, 2002.
16. H. Zheng, E. Mercer, and C. J. Myers. Modular verification of timed circuits using automatic abstraction. IEEE Transac tions on Computer-Aided Design, 22(9), September 2003.
17. Ruchir Pun and Jun Gu. A modular partitioning approach for asynchronous circuit synthesis. In Proc. ACM/IEEE Design Automation Conference, pages 63-69, June 1994.
18. J. Beister, G. Eckstein, and R. Wollowski. From STG to extended-burst-mode machines. In Proc. International Sym posium on Advanced Research in Asynchronous Circuits and Systems, pages 145-158, April 1999.
19. Chris Myers. Asynchronous Circuit Design. John Wiley & Sons, 2001.
20. Kenneth McMillan. Using unfoldings to avoid the state ex plosion problem in the verification of asynchronous circuits. In G. v. Bochman and D. K. Probst, editors, Proc. Inter national Workshop on Computer Aided Verification, volume 663 of Lecture Notes in Computer Science, pages 164-177. Springer-Verlag, 1992.
21. Akihiro Takamura, Masashi Kuwako, Masashi Imai, Taro Fujii, Motokazu Ozawa, Izumi Fukasaku, Yoichiro Ueno, and Takashi Nanya. TITAC-2: An asynchronous 32-bit mi croprocessor based on scalable-delay-insensitive model. In Proc. International Conf. Computer Design (ICCD), pages 288-294, October 1997.
22. H. Saito. Synthesis of Globally Delay Insensitive Locally Timed Asynchronous Circuits from Register Transfer Level Descriptions. PhD thesis, University of Tokyo, 2003.