Cutpoints for formal equivalence verification of embedded software

Proceedings of the 5th ACM International Conference on Embedded Software, EMSOFT 2005

Volumn , Issue , 2005, Pages 307-316

  Fehg, Xiushan ^a   Hu, Alan J ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Embedded software; Equivalence checking; Formal verification

Indexed keywords

COMBINATORIAL CIRCUITS; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; HARDWARE; OPTIMIZATION;

EQUIVALENCE CHECKING; FORMAL VERIFICATION; PROTOTYPE VERIFICATION TOOL; RUNTIME AND MEMORY USAGE;

EMBEDDED SYSTEMS;

EID: 29244439918     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1086228.1086284     Document Type: Conference Paper

References (27)

1. S. Balakrishnan and S. Tahar. On the formal verification of embedded systems using multiway decision graphs. Technical Report TR-402, Concordia University, Montreal, Canada, 1997.
2. T. Ball and S. K. Rajamani. The SLAM toolkit. In Computer-Aided Verification: 13th International Conference, number 2102 in Lecture Notes in Computer Science, pages 260-264. Springer, 2001.
3. C. Barrett, D. Dill, and J. Levitt. Validity checking for combinations of theories with equality. In Formal Methods In Computer-Aided Design: First International Conference, volume 1166 of Lecture Notes in Computer Science, pages 187-201. Springer, 1996. Currently, software is available at http://chicory.stanford.edu/SVC.
4. C. L. Berman and L. H. Trevillyan. Functional comparison of logic designs for VLSI circuits. In International Conference on Computer-Aided Design, pages 456-459. IEEE, 1989.
5. C. Blank, H. Eveking, J. Levihn, and G. Ritter. Symbolic simulation techniques - state-of-the-art and applications. In International Workshop on High-Level Design, Validation, and Test, pages 45-50. IEEE, 2001.
6. D. Brand. Verification of large synthesized designs. In International Conference on Computer-Aided Design, pages 534-537. IEEE/ACM, 1993.
7. R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.
8. R. E. Bryant. A methodology for hardware verification based on logic simulation. Journal of the ACM, 38(2):299-328, April 1991.
9. E. Clarke and D. Kroening. Behavior consistency of C and Verilog programs using bounded model checking. Technical Report CMU-CS-03-126, Carnegie Mellon University, May 2003.
10. E. M. Clarke and E. A. Emerson. Design and synthesis of synchronization skeletons using branching time temporal logic. In D. Kozen, editor, Workshop on Logics of Programs, pages 52-71, May 1981. Published 1982 as Lecture Notes in Computer Science Number 131.
11. D. Currie, X. Feng, M. Fujita, A. J. Hu, M. Kwan, and S. Rajan. Embedded software verification using symbolic execution and uninterpreted functions. International Journal of Parallel Programming. To appear.
12. D. W. Currie, A. J. Hu, S. Rajan, and M. Fujita. Automatic formal verification of DSP software. In 37th Design Automation Conference, pages 130-135. ACM/IEEE, 2000.
13. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Efficiently computing static single assignment form and the control dependence graph. ACM Transactions on Programming Languages and Systems, 13(4):451-490, October 1991.
14. P. Feautrier. Dataflow analysis of array and scalar references. International Journal of Parallel Programming, 20(1):23-53, February 1991.
15. X. Feng and A. J. Hu. Automatic formal verification for scheduled VLIW code. In Joint Conference on Languages, Compilers, and Tools for Embedded Systems, and Software and Compilers for Embedded Systems, pages 85-92. ACM SIGPLAN, 2002.
16. K. Hamaguchi, H. Urushihara, and T. Kashiwabara. Symbolic checking of signal-transition consistency for verifying high-level designs. In Formal Methods in Computer-Aided Design: Third International Conference, pages 455-469. Springer, 2000. Lecture Notes in Computer Science Vol. 1954.
17. T. A. Henzinger, R. Jhala, R. Majumdar, and G. Sutre. Lazy abstraction. In Conference on Principles of Programming Languages, pages 58-70. ACM SIGPLAN-SIGACT, 2002.
18. J. Jain, A. Narayan, M. Fujita, and A. Sangiovanni-Vincentelli. Formal verification of combinational circuits. In International Conference on VLSI Design, 1997.
19. A. Kuehlmann and F. Krohm, Equivalence checking using cuts and heaps. In 34th Design Automation Conference, pages 263-268. ACM/IEEE, 1997.
20. M. S. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Conference on Programming Language Design and Implementation, pages 318-328. ACM SIGPLAN, 1988.
21. G. C. Necula. Translation validation for an optimizing compiler. In Conference on Programming Language Design and Implementation, pages 83-94. ACM SIGPLAN, 2000.
22. R. Oshana. Optimization techniques for high-performance DSPs. Embedded Systems Programming, March 1999. We accessed the on-line article at http://www.embedded.com/1999/9903/9903osha.htm.
23. H. Saito, T. Ogawa, T. Sakunkonchak, M. Fujita, and T. Nanya. An equivalence checking methodology for hardware oriented C-based specifications. In International High-Level Design, Validation, and Test Workshop, pages 139-144. IEEE, 2002.
24. K. C. Shashidhar, M. Bruynooghe, F. Catthoor, and G. Janssens. Automatic functional verification of memory oriented global source code transformations. In International Workshop on High-Level Design, Validation, and Test, pages 31-36. IEEE, 2003.
25. Texas Instruments. TMS320C67x DSP Library. Version 1.00, February 17, 2003. Part Number SPRC121. http://focus.ti.com/docs/toolsw/folders/ print/sprc121.html.
26. O. Thiry and L. Claesen. A formal verification technique for embedded software. In IEEE International Conference on Computer Design, pages 352-357, New York, USA, 1996. IEEE Computer Society Press.
27. W. Visser, K. Havelund, G. Brat, S. Park, and F. Lerda. Model checking programs. Automated Software Engineering, 10(2):203-232, April 2003.