Characteristics of a variable length ring oscillator and its use in PLL based systems

International Journal of Electronics

Volumn 93, Issue 1, 2006, Pages 29-40

  Mandal, M K ^a   Sarkar, B C ^b  

^a NATIONAL INSTITUTE OF TECHNOLOGY   (India)

^b UNIVERSITY OF BURDWAN   (India)

Author keywords

FM demodulator; Frequency synthesizer; PLL; Ring oscillator

Indexed keywords

FM-MODULATOR; FREQUENCY SYNTHESIZER; RING OSCILLATOR;

COMPUTER HARDWARE; DEMODULATORS; MULTIPLEXING; NATURAL FREQUENCIES; PHASE LOCKED LOOPS; VOLTAGE CONTROL;

VARIABLE FREQUENCY OSCILLATORS;

EID: 29244439375     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210500312703     Document Type: Article

References (15)

1. M. Alioto and G. Palumbo, "Oscillation frequency in CLM and ESCL ring oscillator", IEEE Transactions on Circuits and Systems-I, 48, pp. 210-214, 2001.
2. O.T.C. Chen and R.R.B. Ssheen, "A power efficient wide range phase locked loop", IEEE Journal of Solid State Circuits, 37, pp. 51-62, 2002.
3. S.K. Enam and A. Abidi, "NMOS ICs for clock and data regeneration in gigabit-per-second optical fiber receivers", IEEE Journal of Solid State Circuit, 27, pp. 1763-1774, 1992.
4. S. Fukuda, "A new digital PLL for the class I partial response channel" IEEE Transactions on Magnetics, 32, pp. 3974-3976, 1996.
5. F.M. Gardner, Phase Lock Techniques, 2nd Ed., New York: Wiley, 1979.
6. M. Grozing, B. Philipp and M. Berroth, "CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range", Proceedings of 29th European Solid State Circuits Conference, 29, pp. 679-682, 2003.
7. P.K.S. Jam and J.B. Moore, "Improved demodulation of sampled FM signals in high noise", IEEE Transaction, COM-25, pp. 1052-1054, 1977.
8. K.B. Kim, D. Helman and P. Gray, "A 30 MHz hybrid analog-digital clock recovery circuit in 2-μm CMOS", IEEE Journal of Solid State Circuit, 25, pp. 1385-1394, 1990.
9. B.U.H. Klepser, M. Scholz and E. Gotz, "A 10-GHz SiGe BiCMOS phase locked loop frequency synthesizer", IEEE Journal of Solid State Circuit, 37, pp. 328-335, 2002.
10. J.W.M. Rogers, J.A. Macedo and C. Plett, "The effect of varactor nonlinearity on the phase noise of completely integrated VCOs", IEEE Journal of Solid State Circuits, 35, pp. 1360-1367, 2000.
11. B.C. Sarkar and A. Hati, "Novel PLL based frequency synthesizer without using the frequency divider", IEE Proceedings Circuit Devices System, 148, pp. 255-260, 2001.
12. L. Sun and T.A. Kwasniewski, "A 1.25 GHz 0.35 μm monolithic CMOS PLL based on a multiphase ring oscillator", IEEE Journal of Solid State Circuits, 36, pp. 910-916, 2001.
13. H. Sutoh, K. Yamakoshi, and M. INO, "A 0.25 μm CMOS/SIMOX PLL clock generator embedded in a gate array LSI with 5 to 400 MHz lock range", IEEE Proceedings of Custom Integrated Circuits Conference, pp. 41-44, 1997.
14. M. Thamsirianunt and T.A. Kwasniewski, "CMOS VCOs for PLL frequency synthesis in GHz digital mobile radio communications", IEEE Journal of Solid State Circuits, 32, pp. 1511-1524, 1997.
15. R. Yeager, "Loop gain compensation in phase locked loops", RCA Review, 47, pp. 78-87, 1986.