Memory and architecture exploration with thread shifting for multithreaded processors in embedded systems

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 230-237

  Kiemb, Mary ^a   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

Author keywords

Design Space Exploration; Embedded Systems; Simultaneous Multithreading; SMT

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; PROGRAM PROCESSORS;

DESIGN SPACE EXPLORATION; MEMORY CONFIGURATION; OPTIMAL SOLUTION; SIMULTANEOUS MULTITHREADING;

EMBEDDED SYSTEMS;

EID: 29144512753     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023865     Document Type: Conference Paper

References (15)

1. Hily, S., and Seznec, A. Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreading. In Proceedings of the 5th international conference on High performance computer architecture (HPCA-5), 1999.
2. Jain, R., Hughes, C. J., and Adve, S. V Soft real-time scheduling on simultaneous multithreaded processors. In Proceedings of the 23rd IEEE Real-time systems symposium (RTSS'02), 2002.
3. Dorai, G. K., and Yeung, D. Transparent threads: resource sharing in SMT processors for high single-thread performance. In Proceedings of the international conference on Parallel architectures and compilation techniques (PACT'02), 2002.
4. Hirst, K. R., Haskins, J. W., and Skadron, K. dMT: inexpensive throughput enhancement in small-scale embedded microprocessors with differential multithreading. IEE Proc.-Comput. Digit. Tech., vol. 151, no. 1, Jan. 2004.
5. Hily, S., and Seznec. A. Standard memory hierarchy does not fit simultaneous multithreading. In Proceedings of the Workshop on Multithreaded execution architecture and compilation (MTEAC), 1998.
6. Kumar, R., and Tullsen, D. M. Compiling for instruction cache performance on a multithreaded architecture. In Proceedings of the35th annual IEEE/ACM international symposium on Microarchitecture (MCRO-35), 2002.
7. Panda, P. R., Dutt, N. D., and Nicolau, A. Local memory exploration and optimization in embedded systems. IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 18, no. 1, Jan. 1999.
8. Zhang, C., Vahid, F., and Najjar, W. A highly configurable cache architecture for embedded systems. In Proceedings of the30th annual international symposium on computer architecture (ISCA '03), 2003.
9. Henkel, J., and Li, Y. Avalanche: an environment for design space exploration and optimization of low-power embedded systems. IEEE Trans, on VLSI Systems, vol. 10, no. 4, Aug. 2002.
10. Wittenburg, J. P, Pirsch, P., and Meyer, G. A multithreaded architecture approach to parallel DSPs for high performance image processing applications. In Proceedings of the IEEE workshop on Signal processing systems (SiPS'99), 1999.
11. Oehring, H., Sigmund, U., and Ungerer, T. MPEG-2 video decompression on simultaneous multithreaded multimedia processors. In Proceedings of the international conference on Parallel architectures and compilation techniques (PACT'99), 1999.
12. Sigmund, U., Steinhaus, M., and Ungerer, T. On performance, transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors, In Proceedings of the Workshop on Multithreaded execution architecture and compilation (MTEAC-4), 2000.
13. Burns, J., and Gaudiot, J.-L. Area and system clock effects on SMT/CMP processors. In Proceedings of the international conference on Parallel architectures and compilation techniques(PACT'01), 2001.
14. Roh, L., and Najjar, W. Design of storage hierarchy in multithreaded architectures. In Proceedings of the28th annual IEEE/ACM international symposium on Microarchitecture (MICRO-28), 1995.
15. Lioupis, D., and Milios, S. Exploring cache performance in multithreaded processors, Microprocessors and Microsystems, vol.20, no.10, Jun. 1997.