Transient detection in COTS processors using software approach

Microelectronics Reliability

Volumn 46, Issue 1, 2006, Pages 124-133

  Rajabzadeh, Amir ^a   Miremadi, Seyed Ghassem ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; CONDITION MONITORING; EMBEDDED SYSTEMS; ERROR ANALYSIS; ERROR DETECTION; REAL TIME SYSTEMS;

COMMERCIAL-OFF-THE-SHELF (COTS); INTERNAL PERFORMANCE MONITORING; SOFTWARE-BASED ERROR DETECTION;

PROGRAM PROCESSORS;

EID: 28844492629     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.microrel.2004.10.013     Document Type: Article

References (54)

1. V. Stachetti, J. Gaisler, G. Goller, and C.L. Gargasson 32-bit processing unit for embedded space flight applications IEEE Trans Nucl Sci 43 3 1996 873 878
2. Gaisler J. A Portable and fault-tolerant microprocessor based on the SPARC 8 architecture. In: Proceedings of international conference on dependable systems and networks, June 2002. p. 409-15.
3. Asserhall S, Petersson THR, Blomqvist P. RAD HARD THOR microprocessor description. Saab Ericsson Space, Document No P-TOR-NOT-0004-SE, issue 2, Jan 1999. p. 1-19.
4. Folkesson P, Svensson S, Karlsson J. A comparison of simulation based and scan chain implemented fault injection. In: Twenty-eighth annual international symposium on fault-tolerant computing, June 1998. p. 284-93.
5. A. Rajabzadeh, G. Miremadi, and M. Mohandespour Error detection enhancement in COTS superscalar processors with performance monitoring features J Electron Test: Theory Appl (JETTA) 20 5 2004 553 567
6. Rajabzadeh A, Mohandespour M, Miremadi Gh. Error detection enhancement in COTS superscalar processors with event monitoring features. In: 10th international Pacific Rim dependable computing symposium (PRDC10). March 2004. p. 49-54.
7. Rajabzadeh A, Mohandespour M, Miremadi G. Analytical evaluation of a new error detection scheme. In: Proceedings of 9th CSI computer conference (CSICC-2004), Tehran, Iran, February 2004. p. 64-72.
8. Rajabzadeh A, Miremadi SG. Enhanced Committed Instruction Counting: a scheme for error detection enhancement in COTS processors. In: Proceedings of the IEEE-TTTC international conference on automation, quality and testing, robotics (AQTR 2004-THETA 14), Tome I, Cluj-Napoca, Romania, May 2004. p. 291-6.
9. G. Miremadi, and J. Torin Evaluation processor-behavior three error-detection mechanisms using physical fault-injection Trans Reliability 44 3 1995 441 453
10. G. Miremadi, J. Ohlsson, M. Rimen, and J. Karlsson Use of time, location and instruction signatures for control flow checking Dependable Computing and Fault-Tolerant System Vol. 10 1998 IEEE Computer Society Press 0-8186-7803-8 pp. 201-221
11. N. Oh, P.P. Shirvani, and E.J. McCluskey Error detection by duplicated instructions in super-scalar processors IEEE Trans Reliability 51 1 2002 63 75
12. Madeira H, Some RR, Moreira F, Costa D, Rennels D. Experimental evaluation of a COTS system for space applications. In: Proceedings of the international conference on dependable systems and networks (DSN-2000), June 2002. p. 325-30.
13. Nicolescu B, Velazco R. Detecting soft errors by a purely software approach: method, tools and experimental results. In: Design, automation and test in Europe conference and exhibition (DATE-03), 2003. p. 57-62.
14. Croll P, Nixon P. Developing safety-critical software within a CASE environment. In: IEE colloquium on computer aided software engineering tools for real-time control, April 1991. p. 8.
15. Chevochot P, Puaut I. Experimental evaluation of the fail-silent behavior of a distributed real-time run-time support built from cots components. In: IEEE/IFIP international conference on dependable systems and network, July 2001. p. 304-13.
16. C.D. Gill, R.K. Cytron, and D.C. Schmidt Multiparadigm scheduling for distributed real-time embedded computing Proc IEEE 91 1 2003 183 197
17. Some RR, Kim WS, Khanoyan G, Callum L, Aqrawal A, Beahan JJ, Shamilian A, Nilola A. Fault injection experiment results in space borne parallel application programs. In: IEEE Aerospace Conference, Vol. 5, March 2002. p. 5-2133-47.
18. Some RR, Ngo DC. REE: A COTS-based fault tolerant parallel processing supercomputer for spacecraft onboard scientific data analysis. In: Proceedings of the digital avionics system conference, vol. 2, 1999. p. B3-1-7-12.
19. Benso A, Di Carlo S, Di Natale G, Prinetto P, Tagliaferri L. Control-flow checking via regular expressions. In: Proceedings of 10th Asian test symposium, November 2001. p. 229-303.
20. Kontron Embedded Computers AG, ETX-P3M User's Guide, 2003. URL: http://www.kontron.com.
21. AdvanTech Industrial Computers, http://www.advantech.com.
22. PCI Industrial Computer Manufactures Group, CompactPci, http://www.picmg.org.
23. Avizienis A. Fault tolerance infrastructure for dependable computing with high-performance COTS components. In: Proceedings international conference on dependable systems and networks, June 2000. p. 492-500.
24. Intel Corp., Pentium® Processor Family Developer's Manual, 1997.
25. A. Mahmood, and E.J. McCluskey Concurrent error detection using watchdog processors-a survey IEEE Trans Comput February 1988 160 174
26. N. Oh, P.P. Shirvani, and E.J. McCluskey Control-flow checking by software signatures IEEE Trans Reliability 51 2 2002 111 122
27. Madeira H, Rela M, Furtado P, Silva JG. Time behaviour monitoring as an error detection mechanism. In: 3rd IFIP working conference on dependable computing for critical applications (DCCA-3), September 1992. p. 121-32.
28. M.A. Schuette, and J.P. Shen Processor control flow monitoring using signatured instruction streams IEEE Trans Computers C-36 3 1987 264 276
29. Eifert JB, Shen JP. Processor monitoring using asynchronous signatured instruction streams. In: FTCS-14, 1984. p. 394-9.
30. K. Wilken, and J.P. Shen Continuous signature monitoring: low-cost concurrent detection of processor control errors IEEE Trans Comput-Aided Des Integrat Cir Syst 9 June 1990 629 641
31. Michel T, Leveugle R, Saucier G. A new approach to control flow checking without program modification. In: 21st international symposium on fault-tolerant computing, 1991. p. 334-41.
32. Madeira H, Silva JG. On-line signature learning and checking: experimental evaluation. In: Proceedings of advanced computer technology, reliable systems and applications (CompEuro'91), May 1991. p. 642-6.
33. Madeira H, Camoes J, Silva JG. Signature verification: a new concept for building simple and effective watchdog processors. In: Proceedings of 6th Mediterranean electrotechnical conference, vol. 2, 1991. p. 1188-91.
34. Ohlsson J, Rimen M. Implicit signature checking. In: Twenty-fifth international symposium on fault-tolerant computing, FTCS-25, 1995. p. 218-27.
35. Namjoo M, McCluskey EJ. Watchdog processors and capability checking. In: Proceedings of 12th fault tolerant computing symposium, FTCS-12, 1982. p. 245-8.
36. Miremadi G, Karlsson J, Gunneflo U, Torin J. Two software techniques for on-line error detection. In: 22nd annual international symposium on fault-tolerant computing (FTCS-22), July 1992. p. 328-35.
37. Yau SS, Chen FC, Yau KH. An approach to real-time control flow checking. In: Computer software and applications conference (COMPSAC '78), November 1978. p. 163-8.
38. Kanawati GA, Nair VSS, Krishnamurthy N, Abraham JA. Evaluation of integrated system-level checks for on-line error detection. In: Proceedings of IEEE international computer performance and dependability symposium, 1996. p. 292-301.
39. Z. Alkhalifa, V.S.S. Nair, N. Krishnamurthy, and J.A. Abraham Design and evaluation of system-level checks for on-line control flow error detection IEEE Trans Parallel Distrib Syst 10 6 1999 627 641
40. Alkhalifa Z, Nair VSS. Design of a portable control-flow checking technique. In: Proceedings of the high-assurance systems engineering workshop, August 1997. p. 120-3.
41. Venkatasubramanian R, Hayes JP, Murray BT. Low-cost on-line fault detection using control flow assertions. In: Proceedings of the 9th IEEE international on-line testing symposium (IOLTS'03), July 2003. p. 137-43.
42. Goloubeva O, Rebaudengo M, Sonza Reorda M, Violante M. Soft-error detection using control flow assertions. In: 18th IEEE international symposium on defect and fault tolerance in VLSI systems (DFT'03), Boston, MA, November 2003. p. 57-62.
43. Advanced Micro Devices, Inc., AMD x86-64 Architecture programmer's manual, vol. 2: System programming, September 2002.
44. Compaq Computer Corp., Alpha architecture handbook, 1998.
45. Intel Corp., Intel architecture software developer's manual, vol. 3: System programming guide, 1999.
46. MIPS Technologies Inc., MIPS R10000 microprocessor user's manual, October 1996.
47. Motorola Inc., PowerPC™ 604 RISC microprocessor technical summary, 1994.
48. Nicolescu B, Velazco R, Sonza-Reorda M, Rebaudengo M, Violante M. A software fault tolerance method for safety-critical systems: effectiveness and drawbacks. In: Proceedings of the 15th symposium on integrated circuits and systems design (SBCCI'02), 2002. p. 101-6.
49. M. Rimén, J. Ohlsson, and J. Karlsson Experimental evaluation of control flow errors Proceedings of 1995 Pacific Rim international symposium on fault tolerant systems (PRFTS), December 1995 1995 IEEE Computer Society Press Newport Beach, CA, USA 238 243
50. http://icl.cs.utk.edu/projects/papi/.
51. http://www.scl.ameslab.gov/projects/Rabbit/.
52. http://www.osc.edu/~troy/lperfex/.
53. http://www.gz-juelich.de/zam/PCL/.
54. http://www.csis.gvsu.edu/den/proj/epmc/index.shtml.