A software fault tolerance method for safety-critical systems: Effectiveness and drawbacks

Proceedings - 15th Symposium on Integrated Circuits and Systems Design, SBCCI 2002

Volumn , Issue , 2002, Pages 101-106

  Nicolescu, B ^a   Velazco, R ^a   Sonza Reorda, M ^b   Rebaudengo, M ^b   Violante, M ^b  

^a TIMA LABORATORY   (France)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT DETECTION; INTEGRATED CIRCUITS; RADIATION EFFECTS; RECONFIGURABLE HARDWARE; SAFETY ENGINEERING; SAFETY TESTING; SYSTEMS ANALYSIS;

DETECTION CAPABILITY; FAULT INJECTION; ON-LINE DETECTION; RADIATION TESTING; SAFETY CRITICAL SYSTEMS; SOFTWARE FAULT TOLERANCES; SOFTWARE TECHNIQUES; TRANSIENT ERRORS;

FAULT TOLERANCE;

EID: 84965156298     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2002.1137644     Document Type: Conference Paper

References (10)

1. B. Randell, "System Structure for Software Fault Tolerant," IEEE Trans. On Software Engineering, Vol. 1, No. 2, Jun. 1975, pp. 220-232
2. R. Velazco, D. Bessot, R. Eccofet, S. Duzellier, Two CMOS memory cells suitable for the design of SEU tolerant VLSI circuits, IEEE Transactions on Nuclear Science, Vol. 6, no 41, 1994, pp. 2229-2234
3. L. Rockett, "An SEU Hardened CMOS Data Latch Design", IEEE Trans. On Nuclear Science, Vol. 35, No.6, Dec. 1988
4. M. N. Liu and S Witaker, "Low Power SEU Immune CMOS Memory Circuits", IEEE Trans. On Nuclear Science, Vol. 39, No.6, Dec. 1992, pp. 1679-1684
5. M. Nicolaidis, "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies", VTS'99: IEEE VLSI Test Symposium, 1999, pp. 86-94
6. K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Trans. on Computers, vol. 33, December 1984, pp. 518-528
7. Z. Alkhalifa, V.S.S. Nair, N. Krishnamurthy, J.A. Abraham, "Design and Evaluation of System-level Checks for On-line Control Flow Error Detection", IEEE Trans. On Parallel and Distributed Systems, Vol. 10, No. 6, Jun. 1999, pp. 627-641
8. S.S. Yau, F.-C. Chen, "An Approach to Concurrent Control Flow Checking," IEEE Trans. On Software Engineering, Vol. 6, No. 2, March 1980, pp. 126-137
9. M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-error Detection through Software Fault-Tolerance techniques", DFT'99: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Austin (USA), November 1999, pp. 210-218
10. Velazco R., Cheynet Ph., Bofill A., Ecoffet R., "THESIC: A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment", IEEE European Test Workshop (ETW'98), Spain, 27-29 May 1998