Peak temperature control and leakage reduction during binding in high level synthesis

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 251-256

  Mukherjee, Rajarshi ^a   Memik, Seda Ogrenci ^a   Memik, Gokhan ^a  

^a Northwestern University   (United States)

Author keywords

Binding; Leakage; Switching; Temperature

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; LEAKAGE CURRENTS; SWITCHING; SWITCHING THEORY; TEMPERATURE; TEMPERATURE CONTROL;

BINDING; LEAKAGE; SYNTHESIS ALGORITHMS;

POWER ELECTRONICS;

EID: 28444488410     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195523     Document Type: Conference Paper

References (23)

1. Banerjee, K., et al. On thermal effects in deep sub-micron VLSI interconnects. Design Automation Conference. 1999.
2. Banerjee, K., S.-C. Lin, and V. Wason. Leakage and variation aware thermal management of nanometer scale ICs. IMAPS-Advanced Technology Workshop on Thermal Management. 2004.
3. Basu, A., et al. Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era. Design Automation Conference. 2004.
4. Borkar, S., Design challenges of technology scaling. IEEE Micro, July-August 1999. 19(4): p. 23-29.
5. Brooks, D. and M. Martonosi. Dynamic thermal management for high-performance microprocessors. International Symposium on High-Performance Computer Architecture. 2001.
6. Cadence Whitepaper, Global Synthesis for Timing Closure, http://www.cadence.com/whitepapers/
7. Chang, J.M. and M. Pedram. Register allocation and binding for low power. Design Automation Conference. 1995.
8. Chiang, T.Y., K. Banerjee, and K.C. Saraswat, Analytical thermal model for multilevel VLSI interconnects incorporating via effect. IEEE Electron Device Letters, 2002. 23(1): p. 31-33.
9. Chu, C.C.N. and D.F. Wong. A matrix synthesis approach to thermal placement. International Symposium on Physical Design. 1997.
10. Cong, J., J. Wei, and Y. Zhang. A thermal-driven floorplanning algorithm for 3D ICs. International Conference on Computer-Aided Design. 2004.
11. Davoodi, A. and A. Srivastava. Effective graph theoretic techniques for the generalized low power binding problem. International Symposium on Low Power Electronics and Design. 2003.
12. Fallah, F. and M. Pedram, Standby and active leakage current control and minimization in CMOS VLSI circuits. IEICE Transactions on Electronics, 2005. E88-C(4): p. 509-519.
13. Goldberg, A.V., An efficient implementation of a scaling minimum-cost flow algorithm. Journal on Algorithms, January 1997. 22(1): p. 1-29.
14. Gunther, S., et al., Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, February 2001.
15. Huang, W., et al. A framework for dynamic energy efficiency and temperature management. International Symposium on Microarchitecture. 2000.
16. Huang, W., et al. Compact thermal modeling for temperature-aware design. Design Automation Conference. 2004.
17. Intel® Itanium® Processor Overview, www.intel.com/design/itanium/ itanium/
18. Lee, C., M. Potkonjak, and W.H. Mangione-Smith. MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems. International Symposium on Microarchitecture. 1997.
19. Liao, W., F. Lei, and L. He. Microarchitecture level power and thermal simulation considering temperature dependent leakage model. International Symposium on Low Power Electronics and Design. 2003.
20. Sabry, M.N. Dynamic compact thermal models: An overview of current and potential advances. International Workshop on Thermal Investigations of ICs and Systems. 2002.
21. Skadron, K., et al. Temperature-aware microarchitecture. International Symposium on Computer Architecture. 2003.
22. Stanford University Compiler Group The SUIF 2 Compiler System, http://suif.stanford.edu/suif/suif2
23. Tsai, C. and S. Kang. Standard cell placement for even on-chip thermal distribution. International Symposium on Physical Design. 1999.