Driver pre-emphasis techniques for on-chip global buses

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 186-191

  Zhang, Liang ^a   Wilson, John ^a   Bashirullah, Rizwan ^b   Luo, Lei ^a   Xu, Jian ^a   Franzon, Paul ^a  

^a North Carolina State University   (United States)

^b UNIVERSITY OF FLORIDA   (United States)

Author keywords

Crosstalk; Current sensing; Differential; Low power; On chip bus; Peak current; Pre emphasis

Indexed keywords

CROSSTALK; ELECTRIC CURRENTS; ENERGY DISSIPATION; INSERTION LOSSES; MICROPROCESSOR CHIPS; POWER ELECTRONICS;

CURRENT SENSING; DIFFERENTIAL; LOW-POWER; ON-CHIP BUS; POAK-CURRENT; PRE-EMPHASIS;

BUSBARS;

EID: 28444467483     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195512     Document Type: Conference Paper

References (16)

1. C. Hu, "CMOS for one more century?" Custom Integrated Circuits Conference, Keynote Speech, Oct 2004.
2. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr 2001.
3. H. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990.
4. R. McInerney, et al., "Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor," ISPD Proc., pp. 99-104, Apr. 2000.
5. J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. of the IEEE, vol. 89, no. 4, pp. 505-528, Apr 2001.
6. R. Bashirullah, W. Liu, and R. Cavin, "Low-power design methodology for an on-chip bus with adaptive bandwidth capability," DAC, pp. 628-633, Jun 2003.
7. R. Bashirullah, et al., "A 16Gb/s adaptive banwidth on-chip bus based on hybrid current/voltage mode signaling," Symp. VLSI Circuits, pp. 392-393, Jun 2004.
8. D. Schinkel, et al., "A 3Gb/s/ch transceiver for RC-limited on-chip interconnects," ISSCC, pp. 386-387, Feb 2005.
9. R. Ho, K, Mai, and M. Horowitz, "Efficient on-chip global interconnects," Symp. VLSI Circuits, pp. 271-274, Jun 2003.
10. W. Dally and J. Poulton, Digital Systems Engineering, Cambridge Univ. Press, Cambridge, UK, 1997.
11. E. Seevinck, P. van Beers, and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 525-536, April 1991.
12. K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Trans. Electron Devices, vol. 49, no. 11, pp. 2001-2007, Nov 2002.
13. http://www.oea.com/document/metal.pdf
14. M. Khellah, J. Tschanz, Y. Ye, S. Narendra, and V. De, "Static pulsed bus for on-chip interconnects," Symp. VLSI Circuits, pp. 78-79, Jun 2002.
15. D. Sylvester and H. Kaul, "Power-driven challenges in nanometer design," IEEE Design & Test of Computers, vol. 18, issue. 6, pp. 12-21, Nov 2001.
16. H. Zhang, V. George, and M. Rabaey, "Low-swing on-chip signaling techniques: effectiveness and robustness," IEEE Trans. VLSI, vol. 8, no. 3, pp. 264-272, Jun 2000.