CHIADO - Compilation of high-level computationally intensive algorithms to dynamically reconfigurable computing systems

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5837 PART II, Issue , 2005, Pages 893-901

  Cardoso, João M P ^a,b  

^a UNIVERSITY OF ALGARVE   (Portugal)

^b INESC ID   (Portugal)

Author keywords

Compilation; FPGAs; Reconfigurable Computing

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS; JAVA PROGRAMMING LANGUAGE; MATHEMATICAL TRANSFORMATIONS; PROGRAM COMPILERS;

COMPILATION; COMPUTING TASKS; HARDWARE STRUCTURES; RECONFIGURABLE COMPUTING;

COMPUTATION THEORY;

EID: 28344438431     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.608805     Document Type: Conference Paper

References (27)

1. R. Hartenstein, "A Decade of Reconfigurable Computing: a Visionary Retrospective," In Proceedings Int'l Conference on Design, Automation and Test in Europe (DATE'01), Munich, Germany, March 12-15, 2001, pp. 642-649.
2. Xilinx Corp., Virtex™-II Platform FPGAs: Complete Data Sheet, October 14, 2003. http://www.xilinx.com.
3. A. DeHon, Reconfigurable Architectures for General Purpose Computing, PhD Thesis, AI Technical Report 1586, MIT, 545 Technology Sq., Cambridge, MA02139, Sept. 1996, http://www.ai.mit.edu/people/andre/phd.html.
4. R. D. Hudson, D. I. Lehn, and P. M. Athanas, "A Run-Time Reconfigurable Engine for Image Interpolation," in Proceedings 6th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'98), Napa Valley, CA, USA, April 15-17, 1998.
5. João M. P. Cardoso, and Markus Weinhardt, "From C Programs to the Configure-Execute Model," in Proceedings Design, Automation and Test in Europe Conference (DATE'03), Munich, Germany, March 3-7, 2003, IEEE Computer Society Press, pp. 576-581.
6. J. M. P. Cardoso, and H. C. Neto, "Compilation for FPGA-Based Reconfigurable Hardware," in IEEE Design & Test of Computers Magazine, March/April, 2003, vol. 20, no.2, pp. 65-75.
7. João M. P. Cardoso, and Horácio C. Neto, "Macro-Based Hardware Compilation of Java™ Bytecodes into a Dynamic Reconfigurable Computing System," In Proceedings IEEE 7th Symposium on Field-Programmable Custom Computing Machines (FCCM'99), Napa Valley, California, USA, April 21 - 23, 1999. In Kenneth L. Pocek and Jeffrey M. Arnold (Editors), IEEE Computer Society Press, Los Alamitos, CA, USA, pp. 2-11.
8. R. Wilson, et al., "SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers," In ACM SIGPLAN Notices, Vol. 29, No. 12, Dec. 1996. http://suif.stanford.edu.
9. Chris Porthouse, "High performance Java on embedded devices: Jazelle®technology: ARM®acceleration technology for the Java™ Platform," White Paper, ARM Ltd, September 2004. http://www.arm.com/pdfs/ JazelleWhitePaper.pdf
10. Rui Rodrigues, and João M. P. Cardoso, "A Test Infrastructure for Compilers Targeting FPGAs," in Proceedings Int'l Workshop on Applied Reconfigurable Computing (ARC2005), Algarve, Portugal, February 22-23, 2005, IADIS Press, pp. 168-175.
11. D. F. Bacon, S. L. Graham, and O. J. Sharp, "Compiler Transformations for High-Performance Computing," In ACM Computing Surveys, Vol. 26, No. 4, December 1994, pp. 345-420.
12. S. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., San Francisco, CA, USA, 1997.
13. M. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley, 1996.
14. V. Allan, R. Jones, R. Lee, and S. Allan, "Software Pipelining," in ACM Computing Surveys, Vol. 27, Issue 3, September 1995, pp. 367-432.
15. Prithviraj Banerjee, et al., "Overview of a compiler for synthesizing MATLAB programs onto FPGAs," in IEEE Transactions on VLSI Systems, vol. 12, no. 3, 2004, pp. 312-324.
16. W. Böhm, et al., "Mapping a Single Assignment Programming Language to Reconfigurable Systems," in The Journal of Supercomputing, Kluwer Academic Publishers, vol. 21, no. 2, Feb. 2002, pp. 117-130.
17. M. Gokhale, J. M. Stone, and E. Gomersall, "Co-synthesis to a hybrid RISC/FPGA architecture," In Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, Kluwer Academic Publishers, Vol. 24, No. 2, March 2000, pp. 165-180.
18. B. So, M. Hall, and P. Diniz, "A Compiler Approach to Fast Design Space Exploration in FPGA-based Systems," In Proceedings ACM Conference on Programming Language Design and Implementation (PLDI'2002), ACM Press, New York, June. 2002.
19. Pedro C. Diniz, Mary Hall, Joonseok Park, Byoungro So, and Heidi Ziegler, "Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis systems," In Elsevier Journal on Microprocessors and Microsystems, Volume 29, Issues 2-3, 1 April 2005, pp. 51-62.
20. T. J. Callahan, J. Hauser, and J. Wawrzynek, "The Garp Architecture and C Compiler," in IEEE Computer, Vol.33, No. 4, April 2000, pp. 62-69.
21. S. Ganesan, and R. Vemuri, "An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement," in Proceedings Design, Automation and Test in Europe Conference (DATE'00), Paris, France, March 27-30, 2000, pp. 320-325.
22. Nastaran Baradaran, Joonseok Park, and Pedro C. Diniz, "Compiler Reuse Analysis for the Mapping of Data in FPGAs with RAM Blocks," In Proceedings 2004 IEEE Int'l Conference on Field Programmable Technology (FPT'04), Dec. 2004.
23. S. Gupta, N.D. Dutt, R.K. Gupta, and A. Nicolau, "SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations," in Proceedings Int'l Conference on VLSI Design, January 2003.
24. D. Kulkami, et al., "Fast Area Estimation to Support Compiler Optimizations in FPGA-based Reconfigurable Systems," In Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'02), Napa, CA, USA, April 21-23, 2002, IEEE CS Press.
25. João M. P. Cardoso, and Pedro C. Diniz, "Modeling Loop Unrolling: Approaches and Open Issues," in Proceedings Int'l Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS IV), Samos, Greece, July 19-21, 2004. Computer Systems: Architectures, Modeling, and Simulation, LNCS 3133, Springer Verlag, Andy Pimentel and Stamatis Vassiliadis (Eds.), July 2004, pp. 224-233.
26. B. Rau, "Iterative Module Scheduling: An Algorithm for Software Pipelining Loops," In Proceedings of the ACM 27th Annual Int'l Symposium on Microarchitecture (MICRO-27), ACM Press, New York, 1994, pp. 63-74.
27. R. A. Gonçalves, et al., "ARCHITECT-R: A System for Reconfigurable Robots Design," in Proceedings ACM Symposium on Applied Computing (SAC'2003), March 9-12, Melbourne, Florida, EUA, 2003, ACM Press, NY, USA, pp. 79-683.