Deterministic approaches to analog Performance Space Exploration (PSE)

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 869-874

  Mueller, Daniel ^a   Stehr, Guido ^a   Graeb, Helmut ^a   Schlichtmann, Ulf ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Analog Integrated Circuits; Fourier Motzkin Elimination; Pareto Optimization; Performance Space Exploration

Indexed keywords

LINEAR SYSTEMS; MATHEMATICAL MODELS; NETWORKS (CIRCUITS); TOPOLOGY;

ANALOG INTEGRATED CIRCUITS; FOURIER MOTZKIN ELIMINATION; PARETO OPTIMIZATION; PERFORMANCE SPACE EXPLORATION;

SPACE RESEARCH;

EID: 27944490894     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193937     Document Type: Conference Paper

References (30)

1. G. Stehr, H. Graeb and K. Antreich. Perfomance Trade-off Analysis of Analog Circuits By Normal-Boundary Intersection. ACM/IEEE DAC 2003.
2. G. Stehr, H. Graeb and K. Antreich. Analog Performance Space Exploration by Fourier-Motzkin Elimination with Application to Hierarchical Sizing. IEEE ICCAD 2004.
3. H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt,E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou. A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwer Acad. Pub. 1997.
4. I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Miliozzi and A. Sangiovanni-Vincentelli. A Video Driver System Designed Using a Top-Down, Constraint-Driven Methodology. IEEE ICCAD 1996.
5. G.J. Gomez, S.H.K. Embabi, E. Sanchez-Sinencio and M.C. Levebvre. A nonlinear macromodel for CMOS OTAs. IEEE ISCAS 1995.
6. F. De Bernardinis, M. I. Jordan, and A. Sangiovanni-Vincentelli. Support vector machines for analog circuit performance representation. ACM/IEEE DAC, 2003.
7. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal design of a CMOS Op-Amp via geometric programming. IEEE Trans. CAD 2001.
8. R. Harjani and J. Shao. Feasibility and performance region modeling of analog and digital circuits. Analog Integrated Circuits and Signal Processing 1996.
9. B. D. Smedt and G. G. E. Gielen. WATSON: Design space boundary exploration and model generation for analog and RF IC design. IEEE Trans. CAD 2003.
10. G. Van der Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic, and D. Leenaerts. AMGIE.A synthesis environment for CMOS analog integrated circuits. IEEE Trans. CAD 2001.
11. M. Lightner, T. Trick, and R. Zug. Circuit optimization and design. Circuit Analysis, Simulation and Design, Part 2 (A. Ruehli). Advances in CAD for VLSI 3, 1987.
12. G. Stehr, M. Pronath, F. Schenkel, H. Graeb, and K. Antreich. Initial sizing of analog integrated circuits by centering within topology-given implicit.specifications. IEEE ICCAD 2003.
13. A. Fuad Mas'ud, T. Ohtsuka, and H. Kunieda. Translation of specifications in hierarchical analog LSI design. In IEEE ISCAS 1996.
14. W. Nye, D. Riley, A. Sangiovanni-Vincentelli, and A. Tits. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits. IEEE Trans. CAD 1988.
15. R. Phelps, M. Krasnicki, R. Rutenbar, L.R. Carley, and J. Hellums. Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. CAD 2000.
16. H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich. The sizing rules method for analog integrated circuit design. IEEE/ACM ICCAD 2001.
17. A Somani, P P Chakrabarti and A Patra. Mixing global and local competition in genetic optimization-based design space exploration of analog circuits, DATE 2005.
18. T Eeckelaert, T McConaghy and G Gielen. Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal hypersurfaces, DATE 2005.
19. Maria del Mar Hershenson. Efficient Description of the Design Space of Analog Circuits. ACM/IEEE DAC 2003.
20. M. Vogels, G. Gielen. Architectural Selection of A/D Converters. ACM/IEEE DAC 2003.
21. Hongzhou Liu, Amit Singhee, Rob A. Rutenbar, L. Richard Carley. Remembrance of Circuits Past: Macromodeling by Data Mining in Large Analog Design Spaces. ACM/IEEE DAC 2002.
22. J. Vandenbussche, K. Uyttenhove, E. Lauwers, M. Steyaert and G. Gielen. Systematic Design of a 200 Ms/s 8-bit Interpolating/Averaging A/D Converter. ACM/IEEE DAC 2002.
23. F De Bernardinis, S Gambini, F Vincis, F Svelto, R Castello, A Sangiovanni Vincentelli. Design Space Exploration for a UMTS Front-end Exploiting Analog Platforms. IEEE ICCAD 2004.
24. Glenn A Wolfe, Ranga Vemuri. Adaptive Sampling and Modeling of Analog Circuit Performance Parameters with Pseudo-Cubic Splines. IEEE ICCAD 2004.
25. O. Bajdechi, G. Gielen, J. Huijsing. Optimal Design of Delta-Sigma ADCs by Design Space Exploration. ACM/IEEE DAC 2002.
26. S. Ganesan, R. Vemuri. Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems, ACM/IEEE DAC 2001.
27. J. Dawson, S. Boyd, M. del Mar Hershenson, T. Lee. Optimal Allocation of Local Feedback in Multistage Amplifiers via Geometric Programming. IEEE Trans. CAS-I 2001.
28. S.K. Tiwary, S.Velu, R.A. Rutenbar and T. Mukherjee: Pareto-Optimal Modeling for Efficient PLL Optimization. NSTI Nanotech 2004, Boston
29. K. Antreich, H. Graeb, C. Wieser: Circuit analysis and optimization driven by worst-case distances. IEEE Trans. CAD 1994.
30. www.muneda.com