Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 664-669

  Li, Peng ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Power grids; Sensitivity and hierarchical analysis

Indexed keywords

EMBEDDED SYSTEMS; OPTIMIZATION; PROBLEM SOLVING;

ON-CHIP SUPPLY NETWORKS; POWER GRID SIMULATION; SYMBOLIC RELAXATION;

MICROPROCESSOR CHIPS;

EID: 27944466231     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065753     Document Type: Conference Paper

References (17)

1. S. Nassif and J. Kozhaya, "Fast power grid simulation," IEEE/ACM DAC, 2000.
2. J. Kozhaya, S. Nassif and F. Najm, "A multi-grid like technique for power grid analysis," IEEE Trans. CAD, vol. 21, no. 10, Oct. 2002.
3. M. Zhao, R. Panda, S. Sapatnekar and D. Blaauw, "Hierarchical analysis of power distribution networks," IEEE Trans. on CAD, vol. 21, no. 2, Feb. 2002.
4. H. Su, E. Acar and S. Nassif, "Power grid reduction based on algebraic multigrid principles", Proc. IEEE/ACM DAC, 2003.
5. H. Qian, S. Nassif and S. Sapatnekar, "Random walks in supply network," Proc. of IEEE/ACM DAC, 2003.
6. R. Rubinstein,"Simulation and Monte Carlo Method," John Wiley & Sons, 1981.
7. H. Qian and S. Sapatnekar, "Hierarchical random-walk algorithms for power grid analysis," Proc. of IEEE/ACM ASP-DAC, 2004.
8. E. Chiprout, "Fast flip-chip power grid analysis via locality and grid shells," IEEE/ACM ICCAD, 2004.
9. Y. Coz and R. Iverson, "A stochastic algorithm for high speed capacitance extraction in integrated circuits," Solid State Electronics, vol. 35, no. 7, pp. 1005-1012, 1992.
10. X. Tan, C. Shi, D. Lungeanu, J. Lee and L. Yuan, "Reliability- constrained area optimization of VLSI power/ground networks via sequence of linear programmings," Proc. of IEEE/ACM DAC, 1999.
11. S. Director and R. Rohrer, "The generalized adjoint network and network sensitivities," IEEE Trans. Circ. Theory, vol. 16, no. 8, pp. 318-323, Aug 1969.
12. S. Zhao, K. Roy and C.-K. Koh, "Decoupling capacitance allocation for power supply noise suppression," Proc. of ISPD, 2001.
13. H. Zheng, L. Pileggi and B. Krauter "Electrical modeling of integrated-package power and ground distributions," IEEE Design & Test of Computer, vol. 20, issue 3, May-June 2003.
14. H. Su, S. Sapatnekar and S. Nassif, "Optimal decoupling capacitor sizing and placement for standard-cell layout designs," IEEE Trans. on CAD, vol. 22, no. 4, April 2003.
15. H. Chen and D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip designs," IEEE/ACM DAC, 1997.
16. T. Hesterberg, "Advances in importance sampling," Ph.D. Dissertation, Dept. of Statistics, Standford University, 1988.
17. M. Iosifescu, "Finite Markov processes and their applications," John Wiley & Sons, 1980.