Reducing power dissipation of register alias tables in high-performance processors

IEE Proceedings: Computers and Digital Techniques

Volumn 152, Issue 6, 2005, Pages 739-746

  Kucuk, G ^a   Ergin, O ^b   Ponomarev, D ^c   Ghose, K ^c  

^a YEDITEPE UNIVERSITY   (Turkey)

^b INTEL RESEARCH   (United States)

^c State University of New York   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MAINTENANCE; MICROPROCESSOR CHIPS; PERFORMANCE; TABLE LOOKUP;

BUFFERING; PHYSICAL REGISTERS; REGISTER ALIAS TABLES (RAT);

STORAGE ALLOCATION (COMPUTER);

EID: 27844517023     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:20050009     Document Type: Conference Paper

References (14)

1. Pollack, F.: 'New microarchitecture challenges in the coming generations of CMOS process technologies'. 32nd Int. Symp. on Microarchitecture, November 1999
2. Folegnani, D., and Gonzalez, A.: 'Energy-effective issue logic'. Proc. Int. Symp. on Computer Architecture, July 2001
3. Brooks, D., Tiwari, V., and Martonosi, M.: 'Wattch: a framework for architectural-level power analysis and optimizations'. Proc. Int. Symp. on Computer Architecture, 2000
4. Kessler, R.E.: 'The Alpha 21264 microprocessor', IEEE Micro, 1999, 19, (2), pp. 24-36
5. Ergin, O., et al.: 'A circuit-level implementation of fast, energy-efficient CMOS comparators for high-performance microprocessors'. Proc. ICCD, 2002
6. Ponomarev, D., Kucuk, G., Ergin, O., and Ghose, K.: 'Isolating shortlived operands for energy reduction', IEEE Trans. Comput., 2004, 53, (6), pp. 697-709
7. Lozano, L.A., and Gao, G.R.: 'Exploiting short-lived variables in superscalar processors'. Proc. Int. Symp. on Microarchitecture, 1995
8. Ghose, K., and Kamble, M.: 'Reducing power in superscalar processor caches using subbanking, multiple-line buffers and bit-line segmentation'. Proc. Int. Symp. on Low-Power Electronics and Design (ISLPED'99), August 1999, pp. 70-75
9. Cruz, J-L., Gonzalez, A., Valero, M., et al.: 'Multiple-banked register file architecture'. Proc. 27th Int. Symp. on Computer Architecture, 2000, pp. 316-325
10. Ponomarev, D., Kucuk, G., and Ghose, K.: 'AccuPower: an accurate power estimation tool for superscalar microprocessors'. Proc. 5th European Conf. on Design, Automation and Test (DATE-02), March 2002
11. Burger, D., and Austin, T.M.: 'The SimpleScalar tool set: Version 2.0'. Technical Report, Dept. of Computer Science, University of Wisconsin-Madison, June 1997 and documentation for all Simplescalar releases
12. Moshovos, A.: 'Power-aware register renaming'. Technical Report, University of Toronto, August 2002
13. Moshovos, A.: 'Checkpointing alternatives for high-performance power-aware processors'. Proc. Int. Symp. on Low-Power Electronics and Design (ISLPED'03), August 2003
14. Liu, T., and Lu, S.: 'Performance improvement with circuit-level speculation'. Proc. 33rd Int. Symp. on Microarchitecture, 2000