Techniques for efficient processing in runahead execution engines

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 370-381

  Mutlu, Onur ^a   Kim, Hyesoon ^a   Patt, Yale N ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

OUT-OF-ORDER PROCESSORS; PREFETCHES; RUNAHEAD EXECUTION; RUNAHEAD PROCESSORS;

ENERGY UTILIZATION; OPTIMIZATION; PROGRAM PROCESSORS;

BUFFER STORAGE;

EID: 27544498766     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.49     Document Type: Conference Paper

References (15)

1. R. S. Chappell, J. Stark, S. P. Kim, S. K. Reinhardt, and Y. N. Patt. Simultaneous subordinate microthreading (SSMT). In ISCA-26, 1999.
2. Y. Chou, B. Fahs, and S. Abraham. Microarchitccturc optimizations for exploiting memory-level parallelism. In ISCA-31, 2004.
3. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen. Dynamic speculative precomputation. In MICRO-34, 2001.
4. P. Denning. Working sets past and present. IEEE Transactions on Software Engineering, (1):64-84. Jan. 1980.
5. J. Dundas and T. Mudge. Improving data cache performance by preexecuting instructions under a cache miss. In ICS-11, 1997.
6. A. Glew. MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session 98. Oct. 1998.
7. S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. C. Valentine. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2):21-36, May 2003.
8. S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou, and S. G. Abraham, Effective stream-based and execution-based data prefetching. In ICS-18, 2004.
9. A. KleinOsowski and D. J. Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, 1, June 2002.
10. D. Kroft. Lockup-free instruction fetch/prefetch cache organization. In ISCA-8, 1981.
11. S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In ISCA-25, 1998.
12. O. Mutlu, H. Kim, J. Stark, and Y. N. Patt. On reusing the results of pre-executcd instructions in a runahead execution processor. Computer Architecture Letters, 4, Jan. 2005.
13. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors, In HPCA-9, 2003.
14. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An effective alternative to large instruction windows. IEEE Micro, 23(6):20-25, Nov./Dec. 2003.
15. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture, IBM Technical White Paper, Oct. 2001.