On Reusing the Results of Pre-Executed Instructions in a Runahead Execution Processor

IEEE Computer Architecture Letters

Volumn 4, Issue 1, 2005, Pages 2-5

  Mutlu, Onur ^a   Kim, Hyesoon ^a   Patt, Yale N ^a   Stark, Jared ^b  

^a The University of Texas at Austin   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008013873     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2005.1     Document Type: Article

References (11)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO-36, pages 423–434, 2003.
2. G. M. Amdahl. Validity of the single-processor approach to achieving large scale computing capabilities. In AFIPS Conference Proceedings, pages 483–485, 1967.
3. J. Dundas and T. Mudge. Improving data cache performance by pre-executing instructions under a cache miss. In ICS-11, 1997.
4. J. D. Dundas. Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream. PhD thesis, Univ. of Michigan, 1998.
5. A. KleinOsowski and D. J. Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, 1, June 2002.
6. M. H. Lipasti, C. Wilkerson, and J. P. Shen. Value locality and load value prediction. In ASPLOS-7, pages 226–237, 1996.
7. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In HPCA-9, pages 129–140, 2003.
8. A. Sodani and G. S. Sohi. Dynamic instruction reuse. In ISCA-24, pages 194–205, 1997.
9. A. Sodani and G. S. Sohi. Understanding the differences between value prediction and instruction reuse. In MICRO-31, pages 205–215, 1998.
10. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual fbw pipelines. In ASPLOS-11, pages 107–119, 2004.
11. J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Technical White Paper, Oct. 2001.