Intra-task voltage scheduling on DVS-enabled hard real-time systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 10, 2005, Pages 1530-1549

  Shin, Dongkun ^a,b,d   Kim, Jihong ^a,c  

^a IEEE   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c Seoul National University   (South Korea)

^d ACM   (South Korea)

Author keywords

Dynamic voltage scaling; Low power design; Power management; Real time systems; Variable voltage processor

Indexed keywords

DYNAMIC VOLTAGE SCALING; INTRA-TASK DYNAMIC VOLTAGE SCHEDULING (INTRADVS) FRAMEWORK; POWER MANAGEMENT; VARIABLE-VOLTAGE PROCESSOR;

COMPUTER AIDED SOFTWARE ENGINEERING; DECODING; ENERGY EFFICIENCY; ENERGY UTILIZATION; HEURISTIC METHODS; SCHEDULING;

REAL TIME SYSTEMS;

EID: 27144556964     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.852036     Document Type: Article

References (32)

1. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage scaled microprocessor system," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 2000, pp. 294-295.
2. Transmeta Crusoe [Online]. Available: http://www.transmeta.com/crusoe/ longrun.html
3. AMD, Inc., AMD PowerNow Technology, 2000.
4. Intel, Inc., The Intel(R) XScale(TM) Microarchitecture Technical Summary, 2000.
5. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. 36th Annu. Symp. Foundations Computer Science, Milwaukee, WI, 1995, pp. 374-382.
6. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processor," in Proc. 19th IEEE Real-Time Systems Symp., Madrid, Spain, 1998, pp. 178-187.
7. T. Okuma, T. Ishihara, and H. Yasuura, "Real-time task scheduling for a variable voltage processor," in Proc. Int. Symp. System Synthesis, Boca Raton, FL, 1999, pp. 24-29.
8. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., New Orleans, LA, 1999, pp. 134-139.
9. Y. Lee and C. M. Krishna, "Voltage-clock scaling for low energy consumption in real-time embedded systems," in Proc. 6th Int. Conf. Real-Time Computing Systems and Applications, Hong Kong, 1999, pp. 272-279.
10. H. Aydin, R. Melhem, D. Mosse, and P. M. Alvarez, "Dynamic and aggressive scheduling techniques for power-aware real-time systems," in Proc. IEEE Real-Time Systems Symp., London, U.K., 2001, pp. 95-105.
11. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proc. 18th ACM Symp. Operating Systems Principles (SOSP), Banff, Canada, 2001, pp. 89-102.
12. W. Kim, J. Kim, and S. L. Min, "A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis," in Proc. Design Automation and Test Europe, Paris, France, 2002, pp. 788-794.
13. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. Design Automation Conf., Los Angeles, CA, 2000, pp. 806-809.
14. C. Im, H. Kim, and S. Ha, "Dynamic voltage scheduling technique for low-power multimedia applications using buffers," in Proc. Int. Symp. Low Power Electronics and Design, Huntington Beach, CA, 2001, pp. 34-39.
15. F. Gruian and K. Kuchcinski, "LEneS: Task-scheduling for low-energy systems using variable voltage processors," in Proc. Asia South Pacific Design Automation Conf., Yokohama, Japan, 2001, pp. 449-455.
16. G. Quan and X. S. Hu, "Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors," in Proc. Design Automation Conf., Las Vegas, NV, 2001, pp. 828-833.
17. W. Kim, D. Shin, H.-S. Yun, J. Kim, and S. L. Min, "Performance comparison of dynamic voltage scaling algorithms for hard real-time systems," in Proc. IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), San Jose, CA, 2002, pp. 219-228.
18. D. Shin, J. Kim, and S. Lee, "Intra-task voltage scheduling for low-energy hard real-time applications," IEEE Des. Test. Comput., vol. 18, no. 2, pp. 20-30, 2001.
19. D. Shin and J. Kim, "A profile-based energy-efficient intra-task voltage scheduling algorithm for hard real-time applications," in Proc. Int. Symp. Low Power Electronics and Design, Huntington Beach, CA, 2001, pp. 271-274.
20. F. Gruian, "Hard real-time scheduling using stochastic data and DVS processors," in Proc. Int. Symp. Low Power Electronics and Design, Huntington Beach, CA, 2001, pp. 46-51.
21. J. R. Lorch and A. J. Smith, "Improving dynamic voltage scaling algorithms with PACE," in Proc. Association for Computing Machinery (ACM) SIGMETRICS Conf., Cambridge, MA, 2001, pp. 50-61.
22. C. H. Hsu and U. Kremer, "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction," in Proc. ACM SIGPLAN Conf. Programming Languages, Design, and Implementation, San Diego, CA, 2003, pp. 38-48.
23. Texas Instruments, Inc., Using the Power Scaling Library on the TMS320C5510, 2002.
24. R. Hamburgen, D. Wallach, M. Viredaz, L. Brakmo, C. Waldspurger, J. Bartlett, T. Mann, and K. Farkas, "Itsy: Stretching the bounds of mobile computing," IEEE Comput., vol. 34, no. 4, pp. 28-36, 2001.
25. J. Pouwelse, K. Langendoen, and H. Sips, "Voltage scaling on a low-power microprocessor," in Proc. Mobile Computing Conf. (MOBICOM), Rome, Italy, 2001, pp. 251-259.
26. C. A. Healy, D. B. Whalley, and M. G. Harmon, "Integrating the timing analysis of pipelining and instruction caching," in Proc. 16th IEEE Real-Time Systems Symp., Pisa, Italy, 1995, pp. 288-297.
27. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Kim, "An accurate worst case timing analysis for RISC processors," IEEE Trans. Softw. Eng., vol. 21, pp. 593-604, Jul. 1995.
28. T. Ball and J. R. Larus, "Using paths to measure, explain, and enhance program behavior," IEEE Comput., vol. 33, no. 7, pp. 57-65, 2000.
29. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low Power Electronics and Design, Monterey, CA, 1998, pp. 197-202.
30. T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, 1990.
31. F. Gruian, "On energy reduction in hard real-time systems containing tasks with stochastic execution times," in Proc. IEEE Workshop Power Management Real-Time and Embedded Systems, Taipei, Taiwan R.O.C., 2001, pp. 11-16.
32. Y. Shin, K. Choi, and T. Sakurai, "Power optimization of real-time embedded systems on variable speed processors," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2000, pp. 365-368.