-
1
-
-
0742321656
-
"Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-κ dielectrics"
-
Jan
-
W. Zhu, J.-P. Han, and T. P. Ma, "Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-κ dielectrics," IEEE Trans. Electron Devices, vol. 51, no. 1, pp. 98-100, Jan. 2004.
-
(2004)
IEEE Trans. Electron Devices
, vol.51
, Issue.1
, pp. 98-100
-
-
Zhu, W.1
Han, J.-P.2
Ma, T.P.3
-
2
-
-
0036804802
-
"Carder mobility in MOSFETs fabricated with Hf-Si-O-N gate dielectric, polysilicon gate electrode, and self-aligned source and drain"
-
Oct
-
A. L. P. Rotondaro, M. R. Visokay, A. Shanware, J. J. Chambers, and L. Colombo, "Carder mobility in MOSFETs fabricated with Hf-Si-O-N gate dielectric, polysilicon gate electrode, and self-aligned source and drain," IEEE Electron Device Lett., vol. 23, no. 10, pp. 603-605, Oct. 2002.
-
(2002)
IEEE Electron Device Lett.
, vol.23
, Issue.10
, pp. 603-605
-
-
Rotondaro, A.L.P.1
Visokay, M.R.2
Shanware, A.3
Chambers, J.J.4
Colombo, L.5
-
3
-
-
0001413530
-
"Resistivity, mobility and impurity levels in GaAs, Ge, and Si at 300°K"
-
S. M. Sze and J. C. Irvin, "Resistivity, mobility and impurity levels in GaAs, Ge, and Si at 300°K," Solid State Electron., vol. 11, pp. 599-602, 1968.
-
(1968)
Solid State Electron.
, vol.11
, pp. 599-602
-
-
Sze, S.M.1
Irvin, J.C.2
-
4
-
-
19944393665
-
2 gate stack"
-
2 gate stack," IEDM Tech. Dig., pp. 307-310, 2004.
-
(2004)
IEDM Tech. Dig.
, pp. 307-310
-
-
Whang, S.J.1
Lee, S.J.2
Gan, F.3
Wu, N.4
Zhu, C.X.5
Pan, J.S.6
Tang, L.J.7
Kwong, D.L.8
-
5
-
-
0036687234
-
"Germanium MOS capacitors incorporating ultrathin high-κ gate dielectric"
-
Aug
-
C. O. Chui, S. Ramanathan, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "Germanium MOS capacitors incorporating ultrathin high-κ gate dielectric," IEEE Electron Device Lett., vol. 23, no. 8, pp. 473-475, Aug. 2002.
-
(2002)
IEEE Electron Device Lett.
, vol.23
, Issue.8
, pp. 473-475
-
-
Chui, C.O.1
Ramanathan, S.2
Triplett, B.B.3
McIntyre, P.C.4
Saraswat, K.C.5
-
6
-
-
12144285893
-
"Self-aligned n-channel Germanium MOSFETs with a thin Ge oxynitride gate dielectric and Tungsten gate"
-
Mar
-
H. Shang, K.-L. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikorski, M. Ieong, H.-S. P. Wong, K. Guarini, and W. Haensch, "Self-aligned n-channel Germanium MOSFETs with a thin Ge oxynitride gate dielectric and Tungsten gate," IEEE Electron Device Lett., vol. 25, no. 3, pp. 135-137, Mar. 2004.
-
(2004)
IEEE Electron Device Lett.
, vol.25
, Issue.3
, pp. 135-137
-
-
Shang, H.1
Lee, K.-L.2
Kozlowski, P.3
D'Emic, C.4
Babich, I.5
Sikorski, E.6
Ieong, M.7
Wong, H.-S.P.8
Guarini, K.9
Haensch, W.10
-
7
-
-
0032066571
-
"Surfactant grown low doped Germanium layers on Silicon with high electron mobilities"
-
K. R. Hoffmann, D. Reinking, M. Kammler, and M. H. Hoegen, "Surfactant grown low doped Germanium layers on Silicon with high electron mobilities," Thin Solid Films, pp. 125-130, 1998.
-
(1998)
Thin Solid Films
, pp. 125-130
-
-
Hoffmann, K.R.1
Reinking, D.2
Kammler, M.3
Hoegen, M.H.4
-
8
-
-
21544464728
-
1-x/Si strained-layer heterostructures"
-
1-x/Si strained-layer heterostructures," Appl. Phys. Lett., vol. 47, pp. 322-324, 1985.
-
(1985)
Appl. Phys. Lett.
, vol.47
, pp. 322-324
-
-
People, R.C.1
Bean, J.C.2
-
10
-
-
0141649545
-
"High mobility MISFET with low trapped charge in HfSiO films"
-
A. Morioka, H. Watanabe, M. Miyamura, T. Tatsumi, M. Saitoh, T. Ogura, T. Iwamoto, T. Ikarashi, Y. Saito, Y. Okada, H, Watanabe, Y. Mochiduki, and T. Mogami, "High mobility MISFET with low trapped charge in HfSiO films," in Symp. VLSI Tech. Dig., 2003, pp. 165-166.
-
(2003)
Symp. VLSI Tech. Dig.
, pp. 165-166
-
-
Morioka, A.1
Watanabe, H.2
Miyamura, M.3
Tatsumi, T.4
Saitoh, M.5
Ogura, T.6
Iwamoto, T.7
Ikarashi, T.8
Saito, Y.9
Okada, Y.10
Watanabe, H.11
Mochiduki, Y.12
Mogami, T.13
-
11
-
-
0141426847
-
"Design guideline of HfSiON gate dielectrics for 65 nm CMOS generation"
-
T. Watanabe, M. Takayanagi, R. Iijima, K. Ishimaru, H. Ishiuchi, and T. Tsunashima, "Design guideline of HfSiON gate dielectrics for 65 nm CMOS generation," in Symp. VLSI Tech. Dig., 2003, pp. 19-20.
-
(2003)
Symp. VLSI Tech. Dig.
, pp. 19-20
-
-
Watanabe, T.1
Takayanagi, M.2
Iijima, R.3
Ishimaru, K.4
Ishiuchi, H.5
Tsunashima, T.6
|