Implementation of handshake components

Lecture Notes in Computer Science

Volumn 3525, Issue , 2005, Pages 98-132

  Peeters, Ad ^a  

^a PHILIPS RESEARCH LABORATORIES   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SCIENCE; DIGITAL CIRCUITS; ENERGY UTILIZATION; FORMAL LANGUAGES; INTEGRATION; SPECIFICATIONS; VLSI CIRCUITS;

COMMUNICATING SEQUENTIAL PROCESSES; HANDSHAKE CONTROL CIRCUITS; HANDSHAKE PROTOCOLS; PARALLEL COMPOSITION OPERATORS;

SEQUENTIAL MACHINES;

EID: 26444558132     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11423348_7     Document Type: Conference Paper

References (35)

1. Hoare, C.A.R.: Communicating sequential processes. Communications of the ACM 21 (1978) 666-677
2. Hoare, C.A.R.: Communicating Sequential Processes. Prentice-Hall (1985)
3. Kahn, G.: The semantics of a simple language for parallel programming. Information Processing 74 (1974) 471-475
4. Berkel, C.H.K.v., Niessen, C., Rem, M., Saeijs, R.W.J.J.: VLSI programming and silicon compilation. In: Proc. International Conf. Computer Design (ICCD), Rye Brook, New York, IEEE Computer Society Press (1988) 150-166
5. Berkel, K.v., Kessels, J., Roncken, M., Saeijs, R., Schalij, F.: The VLSI-programming language Tangram and its translation into handshake circuits. In: Proc. European Conference on Design Automation (EDAC). (1991) 384-389
6. Berkel, K.v.: Handshake Circuits: an Asynchronous Architecture for VLSI Programming. Volume 5 of International Series on Parallel Computation. Cambridge University Press (1993)
7. Peeters, A.M.G.: Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology (1996)
8. Kessels, J., Peeters, A.: The Tangram framework: Asynchronous circuits for low power. In: Proc. of Asia and South Pacific Design Automation Conference. (2001) 255-260
9. Bardsley, A., Edwards, D.: Compiling the language Balsa to delay-insensitive hardware. In Kloos, C.D., Cerny, E., eds.: Hardware Description Languages and their Applications (CHDL). (1997) 89-91
10. Bardsley, A.: Implementing Balsa Handshake Circuits. PhD thesis, Department of Computer Science, University of Manchester (2000)
11. Peeters, A., de Wit, M.: Haste manual. Technical report, Handshake Solutions (2004)
12. Dijkstra, E.W.: Cooperating sequential processes. Programming Languages (1968) 43-112
13. Snepscheut, J.L.A.v.d.: Trace Theory and VLSI Design. Volume 200 of Lecture Notes in Computer Science. Springer-Verlag (1985)
14. Brockett, R.W.: Smooth dynamical systems which realize arithmetical and logical operations. In Nijmeijer, H., Schumacher, J.M., eds.: Three Decades of Mathematical Systems Theory: A Collection of Surveys at the Occasion of the 50th Birthday of J. C. Willems. Volume 135 of Lecture Notes in Control and Information Sciences. Springer-Verlag (1989) 19-30
15. Berkel, K.v.: Beware the isochronic fork. Integration, the VLSI journal 13 (1992) 103-128
16. Mohammadi, S., Furber, S., Garside, J.: Designing robust asynchronous circuit components. IEE Proceedings, Circuits, Devices and Systems 150 (2003) 161-166
17. Negulescu, R., Peeters, A.: Verification of speed-dependences in single-rail handshake circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. (1998) 159-170
18. Martin, A.J.: Programming in VLSI: From communicating processes to delay-insensitive circuits. In Hoare, C.A.R., ed.: Developments in Concurrency and Communication. UT Year of Programming Series, Addison-Wesley (1990) 1-64
19. Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer-Verlag (2002)
20. Weste, N.H.E., Eshraghian, K.: Principles of CMOS VLSI Design: a Systems Perspective. Addison-Wesley (1993) Second Edition.
21. Sparsø, J., Furber, S., eds.: Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers (2001)
22. Nanya, T., Ueno, Y., Kagotani, H., Kuwako, M., Takamura, A.: TITAC: Design of a quasi-delay-insensitive microprocessor. IEEE Design & Test of Computers 11 (1994) 50-63
23. Bisseling, H., Eemers, H., Kamps, M., Peeters, A.: Designing delay-insensitive circuits. Technical report, IVO, Eindhoven University of Technology (1990)
24. Rem, M.: Partially ordered computations with applications to VLSI design. In de Bakker, J.W., van Leeuwen, J., eds.: Distributed Systems, part 2: Semantics and Logic. Number IV in Foundations of Computer Science. (1983)
25. Udding, J.T.: Classification and Composition of Delay-Insensitive Circuits. PhD thesis, Dept. of Math. and C.S., Eindhoven Univ. of Technology (1984)
26. Bailey, A., Josephs, M.: Sequencer circuits for VLSI programming. In: Asynchronous Design Methodologies, IEEE Computer Society Press (1995) 82-90
27. Seitz, C.L.: System timing. In Mead, C.A., Conway, L.A., eds.: Introduction to VLSI Systems. Addison-Wesley (1980)
28. Chelcea, T., Nowick, S.M.: Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. In: Proc. ACM/IEEE Design Automation Conference. (2002)
29. Berkel, K.v., Bink, A.: Single-track handshaking signaling with application to micropipelines and handshake circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press (1996) 122-133
30. Keller, R.M.: Towards a theory of universal speed-independent modules. IEEE Transactions on Computers C-23 (1974) 21-33
31. Plana, L.A., Unger, S.H.: Pulse-mode macromodular systems. In: Proc. International Conf. Computer Design (ICCD). (1998) 348-353
32. Nyström, M., Martin, A.: Asynchronous Pulse Logic. Kluwer Academic Publishers (2002)
33. Sutherland, I.E.: Micropipelines. Communications of the ACM 32 (1989) 720-738
34. Peeters, A., van Berkel, K.: Synchronous handshake circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press (2001) 86-95
35. Page, I., Luk, W.: Compiling occam into FPGAs. In Moore, W., Luk, W., eds.: FPGAs. (1991) 271-283