Synchronous handshake circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2001, Pages 86-95

  Peeters, Ad ^a   Van Berkel, Kees ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS DESIGN; BEHAVIORAL LEVEL; CLOCK GATING TECHNIQUES; DESIGN FLOWS; FLOW BASED; HANDSHAKE CIRCUITS; PERFORMANCE; POWER;

TIMING CIRCUITS;

EID: 0041716679     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2001.914072     Document Type: Conference Paper

References (18)

1. K. v. Berkel. Handshake Circuits: an Asynchronous Architecture for VLSI Programming, volume 5 of International Series on Parallel Computation. Cambridge University Press, 1993.
2. K. v. Berkel and A. Bink. Single-track handshaking signaling with application to micropipelines and handshake circuits. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 122-133. IEEE Computer Society Press, Mar. 1996.
3. K. v. Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij. A fully-asynchronous low-power error corrector for the DCC player. IEEE Journal of Solid-Stale Circuits, 29(12):1429-1439, Dec. 1994.
4. K. v. Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. In Proc. European Conference on Design Automation, pages 384-389, 1991.
5. W. A. Clark. Macromodular computer systems. In AF1PS Conference Proceedings: 1967 Spring Joint Computer Conference, volume 30, pages 335-336, Atlantic City, NJ, 1967. Academic Press.
6. H. v. Gageldonk, D. Baumann, K. van Berkel, D. Gloor, A. Peeters, and G. Stegmann. An asynchronous low-power 80c51 microcontroller. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 96-107, 1998.
7. R. M. Keller. Towards a theory of universal speed-independent modules. IEEE Transactions on Computers, C-23(1):21-33, Jan. 1974.
8. J. Kessels, T. Kramer, G. den Besten, A. Peeters, and V. Timm. Applying asynchronous circuits in contactless smart cards. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 36-44. IEEE Computer Society Press, Apr. 2000.
9. J. Kessels and A. Peeters. The Tangram framework: Asynchronous circuits for low power. In Proc. of Asia and South Pacific Design Automation Conference, Feb. 2001.
10. J. O'Leary. A model and proof technique for verifying hardware compilers for communicating processes. PhD thesis, Cornell University, 1995.
11. J. O'Leary and G. Brown. Synchronous emulation of asynchronous circuits. IEEE Transactions on Computer-Aided Design, 16(2):205-209, Feb. 1997.
12. I. Page and W. Luk. Compiling Occam into FPGAs. In W. Moore and W. Luk, eds, FPGAs, pages 271-283, 1991.
13. A. M. G. Peeters. Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology, June 1996. http://www.win.tue.nl/~wsinap/pdf/ Peeters96.pdf.
14. L. A. Plana. Contributions to the Design of Asynchronous Macromodular Systems. PhD thesis, Department of Computer Science, Columbia University, 1998.
15. L. A. Plana and S. H. Unger. Pulse-mode macromodular systems. In Proc. International Conf. Computer Design (ICCD), pages 348-353, Oct. 1998.
16. C. L. Seitz. System timing. In C. A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
17. I. E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989.
18. Q. Wu, M. Pedram, and X. Wu. Clock-gating and its application to low power design of sequential circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 47(103):415-420, Mar. 2000.