Designing robust asynchronous circuit components

IEE Proceedings: Circuits, Devices and Systems

Volumn 150, Issue 3, 2003, Pages 161-166

  Mohammadi, S ^a   Furber, S ^b   Garside, J ^b  

^a Cogency Semiconductor Inc ^*  (Canada)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DESIGN; LOGIC GATES; MATHEMATICAL MODELS; PROBLEM SOLVING; SYNCHRONIZATION;

ASYNCHRONOUS CIRCUITS; FEEDBACK INVERTER; MULLER ELEMENT CIRCUIT; QUASI DELAY INSENSITIVE CIRCUITS;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 0038148544     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20030349     Document Type: Article

References (8)

1. Sparsø, J., and Furber, S.B.: 'Principles of asynchronous circuit design: a systems perspective' (Kluwer, 2001)
2. Martin, A.J.: 'The limitations to delay-insensitivity in asynchronous circuits'. Proceedings of 6th MIT Conference on Advanced research in VLSI, MIT Press, 1990, pp. 263-278
3. van Berkel, C.H.: 'Beware the isochronic fork'. Integr. VLSI J., 1992, 13, (3), pp. 103-129
4. Shams, M., Ebergen, J.C., and Elmasry, M.I.: 'Modeling and comparing CMOS implementations of the C-element', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 1998, 6, (4), pp. 563-567
5. Chu, C.Y., and Horowitz, M.A., 'Charge-sharing models for switch-level simulation', IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 1976, 6 (6), pp. 1053-1061
6. Oklobdzija, V.G., and Montoye, R.K.: 'Design-performance trade-offs in CMOS-domino logic', IEEE J. Solid-State Circuits, 1986, 21, (2), pp. 304-306
7. Nagel, L.W., and Pederson, D.O.: 'Simulation program with integrated circuit emphasis (SPICE)'. Report ERLM383, Electronics Research Laboratory, University of California, Berkeley, 1983
8. Garside, J.D., Furber, S.B., and Chung, S.-H.: 'AMULET3 revealed'. Proceedings of Async'99, Barcelona, Spain, 19-21 April 1999, pp. 51-59