Hardware cost estimation for application-specific processor design

Lecture Notes in Computer Science

Volumn 3553, Issue , 2005, Pages 212-221

  Pitkänen, Teemu ^a   Rantanen, Tommi ^a   Cilio, Andrea ^a   Takala, Jarmo ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; COSTS; DATABASE SYSTEMS; ESTIMATION;

APPLICATION-SPECIFIC PROCESSOR DESIGN; DESIGN SPACE EXPLORATION; HARDWARE COST ESTIMATION; PROCESSOR ARCHITECTURES;

PROGRAM PROCESSORS;

EID: 26444467061     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11512622_23     Document Type: Conference Paper

References (11)

1. Corporaal, H., Arnold, M.: Using transport triggered architectures for embedded processor design. Integrated Computer-Aided Eng. 5 (1998) 19-38
2. Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. John Wiley & Sons, Chichester, UK (1997)
3. Jin, H.S., Jang, M.S., Song, J.S., Lee, J.Y., Ki, T.S., Kong, J.T.: Dynamic power estimation using the probabilistic contribution measure (PCM). In: Proc. Int. Symp. Low Power Electronics and Design, San Diego, CA (1999) 279-281
4. Wu, Q., Qiu, Q., Pedram, M., Ding, C.S.: Cycle-accurate macro-models for RT-level power analysis. IEEE T. VLSI 6 (1998) 520-528
5. Ahonen, T., Nurmi, T., Nurmi, J., Isoaho, J.: Block-wise extraction of Rent's exponents for an extensible processor. In: Proc. IEEE Comput. Soc. Ann. Symp. VLSI, Tampa, FL (2003) 193-199
6. Chang, N., Kim, K., Lee, H.G.: Cycle-accurate measurement and characterization with a case sudy of the ARM7TDMI. IEEE T. VLSI 10 (2002) 146-154
7. Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.Y.: XTREM: A power simulator for the Intel XScale core. In: Proc. ACM Conf. Language Compilers Tools Embedded Syst., Washington, DC (2004) 115-125
8. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. Int. Symp. Comput. Arch., Vancouver, BC, Canada (2000) 83-94
9. Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Kim, H.S., Ye, W., Duarte, D.: Evaluating integrated hardware-software optimizations using a unified energy estimation framework. IEEE T. Comput. 52 (2003) 59-76
10. Gerlach, J., Rosenstiel, W.: A scalable methodology for cost estimation in a transformational high-level design space exploration environment. In: Proc. Design, Automation and Test in Europe, Paris, France (1998) 226-231
11. Talarico, C., Rozenblit, J.W., Malhotra, V., Stritter, A.: A new framework for power estimation of embedded systems. IEEE Comput. 38 (2005) 71-78