Using transport triggered architectures for embedded processor design

Integrated Computer-Aided Engineering

Volumn 5, Issue 1, 1998, Pages 19-38

  Corporaal, Henk ^a   Arnold, Marnix ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; COMPUTER SYSTEMS PROGRAMMING; GRAPHICAL USER INTERFACES; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS;

INSTRUCTION LEVEL PARALLELISM (ILP); TRANSPORT TRIGGERED ARCHITECTURES (TTA); VERY LONG INSTRUCTION WORD (VLIW) PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 0031649808     PISSN: 10692509     EISSN: None     Source Type: Journal    
DOI: 10.3233/ica-1998-5103     Document Type: Article

References (30)

1. ACE (1951). Automatic Computing Equipment at the Nat. Phys. Laboratory. Engineering, 171, page 6.
2. Arnold, M., Lamberts, R., and Corporaal, H. (1996). High Performance Image Processing using TTAs. In Second Annual Conf. of ASCI, Lommel, Belgium.
3. Blazek, Z. (1989). Preliminary design of a parall SIC architecture. Microprocessing and Microprogramming, 28:103-108.
4. Breternitz Jr., M. (1991). Architecture Synthesis of High-Performance Application-Specific Processors. PhD thesis, Carnegie Mellon Univ.
5. Camposano, R. (1990). From behavior to structure: High-level synthesis. IEEE design & test of computers, pages 8-19.
6. Camposano, R. and Wolf, W., editors (1991). High-Level VSLI Synthesis, Kluwer Academic Publishers.
7. Case, B. (1994). Philips hopes to displace DSPs with VLIWs. Microprocessor Report.
8. Corporaal, H. (1994). Design of Transport Triggered Architectures. In Fourth Great Lakes Symposium on VLSI, pages 130-135, Univ. of Notre Dame, Indiana.
9. Corporaal, H. (1995). Transport Triggered Architectures; Design and Evaluation. PhD thesis, Delft Univ. of Technology. ISBN 90-9008662-5.
10. Corporaal, H. and Hoogerbrugge, J. (1995). Code generation for Transport Triggered Architectures. In Code Generation for Embedded Processors, pages 240-259. Kluwer Academic Publishers. Chapter 14.
11. Corporaal, H. and Hoogerbrugge, J. (1996). Cosynthesis with the MOVE framework. In CESA'96 IMACS Multiconference, pages 184-189, Lille, France.
12. Corporaal, H. and Lamberts, R. (1995). TTA processor synthesis. In First Annual Conf. of ASCI, pages 18-27, Heijen, The Netherlands.
13. Gajski, D., Dutt, N., Wu, A., and Lin, S. (1992). High-Level Synthesis; introduction to chip and system design., Kluwer Academic Publishers.
14. Hennessy, J. L. and Patterson, D. A. (1995). COMPUTER ARCHITECTURE, a Quantitavie Approach, Second Edition. Morgan Kaufmann Publishers.
15. Hollingdale, S. H. (1959). High speed computing; methods and applications. The English Univ. Press.
16. Hoogerbrugge, J. (1995). Compiler design for transport triggered architectures. PhD thesis, Delft University of Technology. In preparation.
17. Hoogerbrugge, J. (1996). Code generation for Transport Triggered Architectures. PhD thesis, Delft Univ. of Technology. ISBN 90-9009002-9.
18. Jain, A. K. (1989). Fundamentals of Image Processing. Prentice Hall.
19. Jones, D. W. (1988). The Ultimate RISC. Computer Architecture News, 16(3):48-55.
20. Koch, A. (1994). SPARXIL: Ein konfigurierbarer FPGA-Coprocessor. In GI/ITG-workshops on Architecture für hochintegrierte Schaltungen, pages 65-66, Schloss Dagstuhl.
21. Koster, M., Geiger, M., and Duzy, P. (1990). ASIC design using the high-level synthesis system CALLAS: a case study. In ICCD 90, pages 141-146.
22. Lamberts, R. (1993). A MOVE Processor Generator. Technical report, Delft Univ. of Technology.
23. Lipovski, G. J. (1976). Architecture of a simple, effective control processor. In Second Symposium on Micro Architecture, pages 187-194.
24. Michel, P., Lauther, U., and Duzy, P., editors (1992). The synthesis approach to digital system design. Kluwer Academic Publishers.
25. Micheli, G. D. (1994). Synthesis and optimization of digital circuits. McGRAW-HILL.
26. Mountjoy, J. and Beemster, M. (1994). Functional languages and very fine grained parallelism: Initial results. Technical report CS-94-24, Department of Computer Systems, University of Amsterdam.
27. Rau, B. R. et al. (1992). Register allocation for software pipelined loops. In Prodeedings of conf. on programming language design and implementation, pages 283-299, San Francisco.
28. Vanhoof, J. et al. (1993). High-level Synthesis for Real-Time Digital Signal Processing. Kluwer Academic Publishers.
29. Walker, R.A. and Camposano, R., editors (1991). A survey of high-level synthesis systems. Kluwer Academic publishers.
30. Wilkinson, J. H. (1948). The Automatic Computing Engine at the Nat. Phys. Laboratory. In Proceedings of the Royal Society, volume 195(A), page 265.