A scalable methodology for cost estimation in a transformational high-level design space exploration environment

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 226-231

  Gerlach, Joachim ^a   Rosenstiel, Wolfgang ^a  

^a UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN CHARACTERISTICS; ESTIMATION METHODOLOGIES; HIGH LEVEL OF ABSTRACTION; HIGH LEVEL SYNTHESIS; HIGH-LEVEL DESIGN; HIGH-LEVEL ESTIMATION; HIGH-LEVEL TRANSFORMATIONS; TRANSFORMATIONAL DESIGN;

ESTIMATION; SCALABILITY;

DESIGN;

EID: 26444530745     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655861     Document Type: Conference Paper

References (14)

1. A.V.Aho, R.Sethi, J.D.Ullman. Compilers: Principles, Techniques and Tools, Addison Wesley, 1986.
2. European Digital CellularTelecommunications Systems, Phase 2: Full Rate Speech Transcoding. DIN Norm ETS 300580-2, DIN Deutsches Institut für Normung e.V., Beuth Verlag GmbH, 10772 Berlin., 1994.
3. D.D. Gajski, F. Vahid, S. Narayan, J. Gong. Specification and Design of Embedded Systems. Prentice Hall, Englewood Cliffs, 1994.
4. J. Gerlach, H.-J. Eikerling, W. Hardt, W. Rosenstiel. Von C nach Hardware: ein integratives Entwurfskonzept. In GI/ ITG/GMM-Workshop Allgemeine Methodik von Entwurfsprozessen, Paderborn, March 1996 (in german).
5. J. Gerlach, W. Rosenstiel. Ein skalierbarer Ansatz zur Kostenabschätzung für die Steuerung von High-Level Transformationen. Technical Report WSI-97-5 at University of Tübingen, September 1997 (in german).
6. D. LaPotin, Y. Chen. Early Matching of System Requirements and Package Capabilities. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, November 1989, pp. 394-397.
7. R. Mehra, J. Rabaey. Behavioral Level Power Estimation and Exploration. In Proceedings of the International Workshop on Low-Power Design, April 1994, pp. 197-202.
8. S.Y. Ohm, F.J. Kurdahi, N. Dutt. Comprehensive lower Bound Estimation from Behavioral descriptions. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, November 1994, pp. 182-187.
9. S.R. Powell, P.M. Chou. A Model for Estimating Power Dissipation in a Class of DSP VLSI Chips. IEEE Transactions on Circuits and Systems, Vol. 36, No. 6, June 1995, pp. 646-650.
10. T. Quarles. The SPICE3 Implementation Guide. Tech. Rep. M89-44, Electronics Research Laboratory, University of California, Berkeley, California, 1989.
11. M. Rim, A. Mujumdar, R. Jain, R. De Leone. Optimal and Heuristic Algorithms for Solving the Binding Problem. IEEE Transactions on VLSI Systems, Vol. 2, June 1994, pp. 211-225.
12. W. Rosenstiel, R. Camposano. Synthesizing Circuits from Behavioral Level Specifications. In Proceedings of the 7th International Conference on Computer Hardware Description Languages, August 1985.
13. W. Schwarz, G. Fettweis, A. Mögel. Sonderforschungsbereich 358: Automatisierter Systementwurf-Synthese, Test, Verifikation, dedizierte Anwendungen. In Wissenschaftliche Zeitung der Technischen Universität Dresden 46 (1997), Heft 2, pp. 31-46 (in german).
14. E.M. Sentovich, K.J. Singh, L. Lavagno, et al. SIS: A System for Sequential Circuit Synthesis. Technical Report Memorandum No. UCB/ERL M92/41, Department of Electrical Engineering and Computer Science, University of California at Berkeley, May 1992.