Spectral analysis for characterizing program power and performance

2004 IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2004, Pages 151-160

  Joseph, Russ ^a   Martonosi, Maraget ^a   Hu, Zhigang ^b  

^a Princeton University   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PATH ANALYSIS; TIME CONSTANTS; VOLTAGE STABILITY;

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; FOURIER TRANSFORMS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; SPECTRUM ANALYSIS; STATISTICAL METHODS; THERMAL EFFECTS;

COMPUTER SOFTWARE;

EID: 2642517302     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/ISPASS.2004.1291367     Document Type: Conference Paper

References (24)

1. P. J. Bannon. Personal communication, 2002.
2. S. Borkar. Design challenges of technology scaling. IEEE Micro, 19(4):23-29, July 1999.
3. D. Brooks and M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA-7), January 2001.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000.
5. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: the SimpleScalar tool set. Tech. Report TR-1308, Univ. of Wisconsin-Madison Computer Sciences Dept., July 1996.
6. D. Cross. Discrete Fast Fourier Transforms, 2000. www.intersrv.com/ dcross/fft.html.
7. B. Fields, S. Rubin, and R. Bodik. Focusing processor policies via critical-path prediction. In Proc. of the 28th International Symposium on Computer Architecture, July 2001.
8. M. Frigo and S. G. Johnson. FFTW: An Adaptive Software Architecture for the FFT. In ICASSP, pages 1381-1384, 1998. http://www.fftw.org.
9. E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural simulation and control of di/dt-induced power supply voltage variation. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (HPCA-8), February 2002.
10. S. Haykin and B. V. Veen. Signals and Systems. John Wiley and Sons, 1999.
11. R. Joseph, D. Brooks, and M. Martonosi. Control techniques to eliminate voltage emergencies in high performance processors. In Proc. of the 9th International Symposium on High Performance Computer Architecture (HPCA-9), February 2003.
12. M. Kampe, P. Stenstrom, and M. Dubois. The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches. In Proc. Eighth International Symposium on High-Performance Computer Architecture (HPCA'02), Feb 2002.
13. T. Mudge. Power: A first class design constraint. Computer, 34:52-57, April 2001.
14. M. Oskin, F. T. Chong, and M. Farrens. His: Combining statistical and symbolic simulation to guide microprocessor design. In Proc. of the 27th International Symposium on Computer Architecture, June 2000.
15. M. D. Powell and T. N. Vijaykumar. Pipeline damping: A microarchitectural technique to reduce inductive noise in supply noise, June 2003.
16. E. Rohou and M. D. Smith. Dynamically managing processor temperature and power. In 2nd Workshop on FeedbackDirected Optimization, Nov 1999.
17. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2001. http://public.itrs.net/Files/2001ITRS/Home.htm.
18. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proc. Intl. Conference on Parallel Architectures and Compilation Techniques (PACT 2001), Sep 2001.
19. T. Sherwood, E. Perelman, G. Harherly, and B. Calder. Automatically characterizing large scale program behavior. In Proc. Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct 2002.
20. K. Skadron, T. Abdelzaher, and M. R. Stan. Control-theoretic techniques and thermal re-modeling for accurate and localized dynamic thermal management. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (HPCA-8), February 2002.
21. K. Skadron and M. Martonosi. Final Report from NSF Workshop on Simulation and Evaluation Techniques for Modern Processors, 2001. http://www.ee.princeton. edu/mrm/CPUperf.html.
22. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperatureaware microarchitecutre, June 2003.
23. D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood. Analytic evaluation of shared-memory systems with ilp processors. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.
24. J. Voldman and L. W. Hoevel. The Software-Cache Connection. IBM Journal of Research and Development, 25(6):877-893, 1981.