Characterization of the burst stabilization protocol for the RR/RR CICQ switch

Proceedings - Conference on Local Computer Networks, LCN

Volumn 2003-January, Issue , 2003, Pages 260-269

  Gunther, N J ^a   Christensen, K J ^b   Yoshigoe, K ^b  

^a Performance Dynamics Company   (United States)

^b UNIVERSITY OF SOUTH FLORIDA   (United States)

Author keywords

Analytical models; Computer science; Internet; Packet switching; Processor scheduling; Protocols; Round robin; Scheduling algorithm; Stability analysis; Switches

Indexed keywords

ANALYTICAL MODELS; COMPUTER SCIENCE; ELECTRIC SWITCHES; INTERNET; INTERNET PROTOCOLS; NETWORK PROTOCOLS; PACKET SWITCHING; ROUTERS; SCHEDULING ALGORITHMS; STABILITY; SWITCHES;

HIGH-SPEED SWITCHES; INPUT BUFFERED SWITCH; PROCESSOR SCHEDULING; ROUND ROBIN; STABILITY ANALYSIS; STABILIZATION PROTOCOLS; UNBALANCED LOADS; VIRTUAL OUTPUT QUEUEING;

STABILIZATION;

EID: 24644485684     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LCN.2003.1243135     Document Type: Conference Paper

References (28)

1. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High-Speed Switch Scheduling for Local-Area Networks," ACM Transactions on Computer Systems, Vol. 11, No. 4, pp. 319-352, November 1993.
2. G. Bloch, S. Greiner, H. de Meer, and S. Trivedi, Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications, John Wiley & Sons, Inc., New York, 1998.
3. W. Bux, "Local-Area Subnetworks: A Performance Comparison," IEEE Transactions on Communications, Vol. 29, No. 10, pp. 1465-1473, October 1981.
4. C. Chang, D-S. Lee, and Y-S. Jou, "Load Balanced Birkhoff-Von Neumann Switches," Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing, pp. 276-280, May 2001.
5. S. Chuang, A. Goel, N. McKeown, and B. Prabhakar, "Matching Output Queueing with a Combined Input/Output-Queued Switch," IEEE Journal of Selected Areas in Communications, Vol. 17, No. 6, pp. 1030-1039, June 1999.
6. W. Cui, H. Ko, and S. An, "A Threshold Based Scheduling Algorithm for Input Queue Switch," Proceedings of the 15th International Conference on Information Networking, pp. 207-212, February 2001.
7. J. Dai and B. Prabhakar, "The Throughput of Data Switches with and without Speedup," Proceedings of IEEE INFOCOM, pp. 556-564, March 2000.
8. M. Goudreau, S. Kollioulos, and S. Rao, "Scheduling Algorithms for Input-Queued Switches: Randomized Techniques and Experimental Evaluation," Proceedings of IEEE INFOCOM, pp. 1634-1643, March 2000.
9. V. Guffens, G. Bastin, and H. Mounier, "Using Token Leaky Bucket with Feedback Control for Guaranteed Boundedness of Buffer Queue," preprint submitted to 2003 European Control Conference, October 2002.
10. N. Gunther and J. Shaw, "Path Integral Evaluation of ALOHA Network Transients," Information Processing Letters, Vol. 33, No. 6, pp. 289-295, 1990.
11. S. Iyer, R. Kompella, and N. McKeown, "Analysis of a Memory Architecture for Fast Packet Buffers," Proceedings of the IEEE Workshop on High Performance Switching and Routing, pp. 368-373, May 2001.
12. T. Javadi, R. Magill, and T. Hrabik, "A High-Throughput Scheduling Algorithm for a Buffered Crossbar Switch Fabric," Proceedings of IEEE 2001 International Conference on Communications, pp. 1581-1591, June 2001.
13. P. Krishna, N. Patel, A. Charny, and R. Simcoe, "On the Speedup Required for Work-Conserving Crossbar Switches," IEEE Journal on Selected Areas in Communications, Vol. 17, No. 6, pp. 1057-1066, June 1999.
14. G. Leonidas and W. Szpankowski, "Stability of Token Passing Rings," Queueing Systems: Theory and Applications, Vol. 11, pp. 7-33, February 1992.
15. N. McKeown , M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz, "Tiny Tera: A Packet Switch Core," IEEE Micro, Vol. 17, No. 1, pp. 26-33, January 1997.
16. N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Transactions on Networking, Vol. 7, No. 2, pp. 188-201, April 1999.
17. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% Throughput in an Input-Queued Switch," Proceedings of IEEE INFOCOM, pp. 296-302, March 1996.
18. A. Mekkittikul and N. McKeown, "A Starvation-free Algorithm for Achieving 100% Throughput in an Input-Queued Switch," Proceedings of IEEE ICCCN, pp. 226-231, October 1996.
19. M. Nabeshima, "Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch," IEICE Transactions on Communications, Vol. E83-B, No. 3, pp. 737-741, March 2000.
20. R. Rojas-Cessa, E. Oki, Z. Jing, and H. Chao, "CIXB-1: Combined Input-One-Cell Crosspoint Buffered Switch," Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing, pp. 324-329, May 2001.
21. V. Singhal and R. Le, "High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices," Xilinx Application Note XAPP240 (v1.0), March 14, 2000. URL: http://www.Xilinx.com/xapp/xapp240.pdf.
22. H. Takagi, "Queueing Analysis of Polling Systems," ACM Computing Surveys, Vol. 20, No. 1, pp. 5-28, 1988.
23. Y. Tamir and G. Frazier, "High Performance Multi-Queue Buffers for VLSI Communications Switches," Proceedings of the 15th Annual Symposium on Computer Architecture, pp. 343-354, June 1988.
24. R. van der Mei, "Waiting-Time Distributions in Polling Systems with Simultaneous Batch Arrivals," Annals of Operations Research, Vol. 47, No. 113, pp.157-173, 2002.
25. J. Walrand and P. Varaiya, High Performance Communication Networks, Morgan Kaufmann, 1996.
26. K. Yoshigoe and K. Christensen, "A Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar," Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing, pp. 271-275, May 2001.
27. K. Yoshigoe, K. Christensen, and A. Jacob, "The RR/RR CICQ Switch: Hardware Design for 10-Gbps Link Speed," Proceedings of the IEEE 2003 International Performance, Computing, and Communications Conference, pp.481-485, April 2003.
28. K. Yoshigoe and K. Christensen, "An Evolution to Crossbar Switches with Buffered Cross Points," to appear in IEEE Network.