|
Volumn 2, Issue , 2005, Pages 1139-1146
|
50 micron pitch wafer level packaging testbed with reworkable IC-package nano interconnects
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRICAL PERFORMANCE;
HIGH-DENSITY SUBSTRATES;
INTERCONNECT DENSITY;
MICRO-ELECTRONIC DEVICES;
COMPUTER SIMULATION;
INTEGRATED CIRCUITS;
MICROELECTRONICS;
MICROPROCESSOR CHIPS;
OPTICAL INTERCONNECTS;
SILICON WAFERS;
SOLDERING ALLOYS;
ELECTRONICS PACKAGING;
|
EID: 24644437399
PISSN: 05695503
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (9)
|
References (8)
|