Align unit for a configurable DSP core

Proceedings of the IASTED International Conference on Circuits, Signals, and Systems

Volumn , Issue , 2003, Pages 247-252

  Panis, Christian ^a   Leitner, Raimund ^b   Gruenbacher, Herbert ^a   Nurmi, Jari ^c  

^a Carinthian Tech Institute   (Austria)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

^c TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Align unit; Configurable DSP; Unaligned program memory; VLIW

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DATA REDUCTION; DECODING; PROGRAM PROCESSORS;

ALIGN UNIT; CONFIGURABLE DSP; UNALIGNED PROGRAM MEMORY; VLIW;

DIGITAL SIGNAL PROCESSING;

EID: 1542316948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. P.Lapsley, J.Bier, A.Shoham and E.A.Lee, DSP Processor Fundamentals, Architectures and Features (New York, IEEE Press, 1997).
2. Dezso Sima, Terence Fountain, Peter Kacsuk, Advanced Computer Architectures: A Design Space Approach (Harlow, Addison Wesley Publishing Company, 1997).
3. Siemens, OAK DSP Core, Programmers Reference Manual (Siemens AG, 01.98).
4. Texas Instruments, TMS320C6000 CPU and Instruction Set Reference Guide (Texas Instruments, 10.2000).
5. Infineon Technologies, Carmel DSP Core Architecture Specification (Infineon Technologies, 2001).
6. Motorola, SC140 DSP Core Reference Manual (Motorola, Rev.0,12/99).
7. J. L. Hennessy, D. A. Patterson, Computer Architecture. A Quantitative Approach (San Mateo CA, Morgan Kaufmann Publishers, 1996).