An efficient path-based equivalent circuit model for design, synthesis, and optimization of power distribution networks in multilayer printed circuit boards

IEEE Transactions on Advanced Packaging

Volumn 27, Issue 1, 2004, Pages 97-106

  Kim, Yong Ju ^a   Yoon, Han Sub ^b   Lee, Seongsoo ^c   Moon, Gyu ^d   Kim, Joungho ^e   Wee, Jae Kyung ^d  

^a Hynix Semiconductor Inc   (South Korea)

^b Hanyang University   (South Korea)

^c Soongsil University   (South Korea)

^d Hallym University   (South Korea)

^e Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Decoupling capacitors; Equivalent circuit model; Power bus distribution network

Indexed keywords

CAPACITORS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC POWER DISTRIBUTION; EQUIVALENT CIRCUITS; MATHEMATICAL MODELS; OPTIMIZATION;

CONVENTIONAL LUMPED MODELS; DECOUPLING CAPACITORS; POWER BUST MODEL; POWER DISTRIBUTION NETWORKS;

PRINTED CIRCUIT BOARDS;

EID: 2442488876     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/TADVP.2004.825481     Document Type: Article

References (11)

1. J. Kim and M. Swaminathan, "Modeling of irregular shaped power distribution planes using transmission matrix method," IEEE Trans. Adv. Packag., vol. 24, pp. 334-346, Aug. 2001.
2. D. Herrell and B. Becker, "Modeling of power distribution systems for high performance microprocessors," IEEE Trans. Adv. Packag., vol. 22, pp. 240-248, Aug. 1999.
3. L. Smith, "Decoupling capacitor calculations for CMOS circuits," in Proc. IEEE Conf. Elect. Perform. Electron. Packag., Nov. 1994, pp. 101-105.
4. T. Hubing, J. Drewniak, T. Van Doren, and D. Hockanson, "Power bus decoupling on multilayer printed circuit board," IEEE Trans. Electromagn. Compat., vol. 37, pp. 155-166, May 1995.
5. J. Fan, J. Drewniak, S. Hao, and J. Knighten, "Quantifying SMT decoupling capacitor placement in dc power-bus design for multilayer PCBs," IEEE Trans. Electromagn. Compat., vol. 43, pp. 588-598, Nov. 2001.
6. T. Tarvainen, "Simplified modeling of parallel plate resonances on multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol. 23, pp. 284-289, Aug. 2000.
7. J. Fan, J. Drewniak, S. Hao, and J. Knighten, "DC power-bus modeling and design with a mixed-potential integral-equation formation and circuit extraction," IEEE Trans. Electromagn. Compat., vol. 43, pp. 426-436, Nov. 2001.
8. L. D. D. Smith, R. Anderson, and T. Roy, "Power plane SPICE models and simulated performance for materials and geometries," IEEE Trans. Adv. Packag., vol. 24, pp. 277-287, Aug. 2001.
9. I. Novak, "Lossy power distribution network with thin dielectric layers and/or thin conductive layers," IEEE Trans. Adv. Packag., vol. 23, pp. 253-260, Aug. 2000.
10. K. Lee and A. Barber, "Modeling and analysis of multichip module power supply planes," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 18, pp. 628-639, Nov. 1995.
11. Y.-J. Kim et al., "A new circuit model for power plane considering decoupling capacitances in multi-layer digital applications," in Proc. IEEE Elect. Perform. Electron. Packag., Monterey, CA, Oct. 2002, pp. 187-190.