Control of threshold voltage of organic field-effect transistors with double-gate structures

Applied Physics Letters

Volumn 87, Issue 2, 2005, Pages

  Iba, Shingo ^a   Sekitani, Tsuyoshi ^a   Kato, Yusaku ^a   Someya, Takao ^a   Kawaguchi, Hiroshi ^a   Takamiya, Makoto ^a   Sakurai, Takayasu ^a   Takagi, Shinichi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL LAYERS; ORGANIC TRANSISTORS; VOLTAGE BIAS;

CARRIER MOBILITY; ELECTRIC POTENTIAL; ELECTRODES; LOGIC GATES; THRESHOLD VOLTAGE;

FIELD EFFECT TRANSISTORS;

EID: 24144465925     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1995958     Document Type: Article

References (16)

1. J. A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V. R. Raju, V. Kuck, H. Katz, K. Amundson, J. Ewing, and P. Drzaic, Proc. Natl. Acad. Sci. U.S.A. 98, 4835 (2001).
2. C. D. Sheraw, L. Zhou, J. R. Huang, D. J. Gundlach, T. N. Jackson, M. G. Kane, I. G. Hill, M. S. Hammond, J. Campi, B. K. Greening, J. Francl, and J. West, Appl. Phys. Lett. 80, 1088 (2002).
3. T. Someya, T. Sekitani, S. Iba, Y. Kato, H. Kawaguchi, and T. Sakurai, Proc. Natl. Acad. Sci. U.S.A. 101, 9966 (2004).
4. H. Kawaguchi, T. Someya, T. Sekitani, and T. Sakurai, IEEE J. Solid-State Circuits 40, 177 (2005).
5. S. M. Sze, Semiconductor Devices, Physics and Technology (Wiley, New York, 1985).
6. L. C. Parrillo, VLSI Technology, edited by, S. M. Sze, (McGraw-Hill, New York, 1983).
7. A. Wang, I. Kymissis, V. Bulović, and A. I. Akinwande, Tech. Dig. - Int. Electron Devices Meet. 2004, 381.
8. M. Halik, H. Klauk, U. Zschieschang, G. Schmid, C. Dehm, M. Schütz, S. Maisch, F. Effenberger, M. Brunnbauer, and F. Stellacci.Nature, Nature 431 963 (2004).
9. S. Kobayashi, T. Nishikawa, T. Takenobu, S. Mori, T. Shimoda, T. Mitani, H. Shimotani, N. Yoshimoto, S. Ogawa, and Y. Iwasa, Nat. Mater. 3, 317 (2004).
10. Y. Kato, S. Iba, R. Teramoto, T. Sekitani, T. Someya, H. Kawaguchi, and T. Sakurai, Appl. Phys. Lett. 84, 3789 (2004).
11. F. Heringdorf, M. C. Reuter, and R. M. Tromp, Nature (London) 412, 517 (2001).
12. J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3rd ed. (Kluwer Academic, Boston, 2004), Chap..
13. E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri, IEEE Circuits Devices Mag. 20, 20 (2004).
14. T. Tanaka, K. Suzuki, H. Horie, and T. Sugii, IEEE Electron Device Lett. 15, 386 (1994).
15. G. H. Gelinck, H. E. A. Huitema, M. van Mil, E. van Veenendaal, P. J. G. van Lieshout, and F. J. Touwslager, Tech. Dig. Society for Information Display 6, (2005).
16. F. Li, S. Koul, Y. Vygranenko, P. Servati, and A. Nathan, Spring Meeting of Materials Research Society, I9.3 (2005).