Self-checking voter for high speed TMR systems

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 21, Issue 4, 2005, Pages 377-389

  Cazeaux, José Manuel ^a   Rossi, Daniele ^a   Metra, Cecilia ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Duplication and comparison; High reliabily; Self checking; TMR systems; Voter

Indexed keywords

CMOS INTEGRATED CIRCUITS; RELIABILITY;

SELF-CHECKING; TMR SYSTEMS; VOTER;

ELECTRIC FAULT CURRENTS;

EID: 23944467528     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/s10836-005-0838-4     Document Type: Article

References (27)

1. 2003 International Technology Roadmap for Semiconductors. http://public.itrs.net/.
2. W.C. Carter and P.R. Schneider, "Design of Dynamically Checked Computers," in Proc. IFIP '68, Edinburgh, Scotland, 1968, pp. 878-883.
3. A. Casimiro, M. Simoes, M. Santos, I. Teixeira, and J.P. Teixeira, "Experiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs," in Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, 1993, pp. 109-116.
4. J.M. Cazeaux, D. Rossi, and C. Metra. "New High Speed CMOS Self-Checking Voter," in Proc. of IEEE Int. On-line Testing Symp., 2004, pp. 58-63.
5. A. Dharchoudhury, S. Kang, H. Cha, and J.H. Patel, Fast Timing Simulation of Transient Faults in Digital Circuits, 1994.
6. M. Favalli and C. Metra, "TMR Voting in the Presence of Crosstalk Faults at the Voter Inputs," IEEE Trans. on Reliability, Sep. 2004, pp. 342-348.
7. H. Hao and E.J. McCluskey, "Resistive Shorts Within CMOS Gates," in Proc. of IEEE Int. Test Conf., 1991, pp. 292-301.
8. J.H. Lala and R.E. Harper, "Architectural Principles for SafetyCritical Real-Time Applications," in Proc. of the IEEE, 1994, pp. 25-40.
9. H. Mahmoodi-Meimand and K. Roy. "A Leakage-Tolerant High Fan-in Dynamic Circuit Design," in Proc. of IEEE Int. Systemson-Chip Conf., 2003, pp. 117-120.
10. C. Metra, "Majority logic," The Encyclopedia of Electrical and Electronic Engineering, New York: Wiley & Sons, 1999, pp. 317-322.
11. C. Metra, M. Favalli, and B. Riccò, "Compact and Low Power Self-Checking Voting Scheme," in Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 1997, pp. 137-145.
12. C. Metra, M. Favalli, and B. Riccò, "On-line Self-Testing Voting and Detecting Schemes for TMR Systems," J. of Microelectronic Systems Integration, Dec. 1997, pp. 261-273.
13. S. Mitra and E.J. McCluskey, "Word-Voter: ANew Voter Design for Triple Modular Redundant Systems," in Proc. of IEEE VLSI Test Symp., 2000, pp. 465-470.
14. S. Mitra, N.M. Saxena, and E.J. McCluskey, "A Design Diversity Metric and Analysis of Redundant Systems," IEEE Trans. Comput., 2002, pp. 498-510.
15. J.V. Neumann, "Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components," in Automata Studies
16. C.E. Shannon and J. Me Carthy (Eds.), Ann. of Math. Studies 34, Princeton N.J.: Princeton Univ. Press, 1956, pp. 43-98.
17. M. Nicolaidis and B. Courtois, "Strongly Code Disjoint Checkers," IEEE Trans. Comput., pp. 751-756 1988.
18. M. Omana, D. Rossi, and C. Metra, "Model for Transient Fault Susceptibility of Combinational Circuits," J. of Electronic Testing: Theory and Applications (JETTA), pp. 501-509, Oct. 2004.
19. D.K. Pradhan, Fault Tolerant Computing: Theory and Techniques, Englewood Cliffs, NJ: Prentice-Hall International, 1986.
20. R. Rodriguez-Montanes, E.M.J.G. Bruls, and J. Figueras, "Bridging Defect Resistance Measurements in a CMOS Process," in Proc. of IEEE Int. Test Conf., 1992, pp. 892-899.
21. V.R. Sar-Dessai and D.M.H. Walker, "Resistive Bridge Fault Modeling, Similation and Test Generation," in Proc. of IEEE Int. Test Conf., 1999, pp. 596-605.
22. J. Shen, W. Maly, and F. Ferguson, "Inductive Fault Analysis of MOS Integrated Circuits," IEEE Design & Test of Computers, pp. 26-33, Dec. 1985.
23. K.G. Shin and H. Kim, "A Time Redundancy Approach to TMR Failures Using Fault-State Likelihoods," IEEE Trans. Comput., pp. 1151-1162, Oct. 1994.
24. C.E. Stroud. "Reliability of Majority Voting Based VLSI Fault-Tolerant Circuits," IEEE Trans. on VLSI Systems, pp. 516-521, Dec. 1994.
25. L. Wang, R.K. Krishnamurthy, K. Soumyanath, and N.R. Shanbhag, "An Energy-Efficient Leakage-Tolerant Dynamic Circuit Technique," in Proc. of IEEE Int. ASIC-SOC Conf., 2000, pp. 221-225.
26. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994.
27. F.L. Yang and R.A. Saleh. "Simulation and Analysis of Transient Faults in Digital Circuits," IEEE J. of Solid State Circuit, March 1992, pp. 258-264.