A 800 MHz system-on-chip for wireless infrastructure applications

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 381-389

  Agarwala, Sanjive ^a   Wiley, Paul ^a   Rajagopal, Arjun ^a   Hill, Anthony ^a   Damodaran, Raguram ^a   Nardini, Lewis ^a   Anderson, Tim ^a   Mullinnix, Steven ^a   Flores, Jose ^a   Yue, Heping ^a   Chachad, Abhijeet ^a   Apostol, John ^a   Castille, Kyle ^a   Narasimha, Usha ^a   Wolf, Tod ^a   Nagaraj, N S ^a   Krishnan, Manjeri ^a   Nguyen, Luong ^a   Kroeger, Todd ^a   Gill, Mike ^a   Groves, Peter ^a   Webster, Bill ^a   Graber, Joel ^a   Karlovich, Christine ^a   more..

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CPU; FORWARD ERROR CORRECTION (FEC) ALGORITHM; PROGRAMMABLE HARDWARE COPROCESSORS; SYSTEM-ON-CHIP (SOS);

ALGORITHMS; BANDWIDTH; BROADBAND NETWORKS; CACHE MEMORY; CHEMICAL MECHANICAL POLISHING; CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; ERROR CORRECTION; METALLIZING; PROGRAM PROCESSORS; WIRELESS TELECOMMUNICATION SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 2342519356     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. S. Agarwala, et. al. "A 600 MHz VLIW DSP," in ISSCC Dig. Tech. Papers, Feb 2002, pp 56-57.
2. S.Agarwala, et.al. "A 600 MHz VLIW DSP," IEEE Journal of Solid State circuits, Nov. 2002, pp 1532-1544.
3. S. Agarwala, C. Fuoco, T. Anderson, D. Comisky, C. Mobley, "A Multi-Level Memory System Architecture for High Performance DSP Applications", in Proc. ICCD, Oct. 2000
4. D. Comisky, S. Agarwala, C. Fuoco, "A Scalable High Performance DMA Architecture for DSP Applications", in Proc. ICCD, Oct 2000.
5. A. Gatherer and E. Auslander, "The Application of Programmable DSPs in Mobile Communications" by John Wiley & Sons, Chapter 3, Dec 2001.
6. Robert Baumann, "Impact of single-event upsets in deep-submicron silicon technology", 2003 MRS (Materials Research Society) Bulletin, Feb 2003
7. T. Rost and B. Hunter, "Building In Reliability," Presented at CICC tutorial, 1999
8. Albet E. Ruehli and Hansredi Heeb, "Circuit Models for Three-Dimensional Geometries Including Dielectrics", IEEE Trans. Microwave Theory Tech., vol. 40, No 7, pp 1507 - 1516, July 1992
9. Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H.; "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits", in Proc. of the IEEE , Volume: 91 Issue: 2 , Feb. 2003