-
1
-
-
33746189368
-
"0.1-μm-Gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer"
-
Y. Omura, S. Nakashima, K. Izumi, and T. Ishii, "0.1-μm-Gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer," in IEDM Tech. Dig., 1991, pp. 675-678.
-
(1991)
IEDM Tech. Dig.
, pp. 675-678
-
-
Omura, Y.1
Nakashima, S.2
Izumi, K.3
Ishii, T.4
-
2
-
-
0037566742
-
"Frontiers of silicon-on-insulator"
-
G. Celler and S. Cristoloveanu, "Frontiers of silicon-on-insulator," J. Appl. Phys., vol. 93, pp. 4955-4978, 2003.
-
(2003)
J. Appl. Phys.
, vol.93
, pp. 4955-4978
-
-
Celler, G.1
Cristoloveanu, S.2
-
3
-
-
0012022887
-
"A review of the pseudo-MOS transistor in SOI wafers: Operation, parameter extraction, and applications"
-
Nov.
-
S. Cristoloveanu, D. Munteanu, and M. S. T. Liu, "A review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications," IEEE Trans. Electron Devices, vol. 47, no. 11, pp. 1018-1027, Nov. 2000.
-
(2000)
IEEE Trans. Electron Devices
, vol.47
, Issue.11
, pp. 1018-1027
-
-
Cristoloveanu, S.1
Munteanu, D.2
Liu, M.S.T.3
-
4
-
-
0036454613
-
"Characterization of ultrathin SOI films for double-gate MOSFETs"
-
F. Allibert, M. Vinet, J. Lolivier, S. Deleonibus, and S. Cristoloveanu, "Characterization of ultrathin SOI films for double-gate MOSFETs," in Proc. IEEE Int. SOI Conf., 2002, pp. 187-188.
-
(2002)
Proc. IEEE Int. SOI Conf.
, pp. 187-188
-
-
Allibert, F.1
Vinet, M.2
Lolivier, J.3
Deleonibus, S.4
Cristoloveanu, S.5
-
5
-
-
1642618658
-
"Innovating SOI films: Impact of thickness and temperature"
-
N. Bresson and S. Cristoloveanu, "Innovating SOI films: Impact of thickness and temperature," Microelectron. Eng., vol. 72, pp. 357-361, 2004.
-
(2004)
Microelectron. Eng.
, vol.72
, pp. 357-361
-
-
Bresson, N.1
Cristoloveanu, S.2
-
6
-
-
0026820126
-
"Point-contact pseudo-MOSFET for in situ characterization of as-grown silicon on insulator wafers"
-
Feb.
-
S. Cristoloveanu and S. Williams, "Point-contact pseudo-MOSFET for in situ characterization of as-grown silicon on insulator wafers," IEEE Electron Device Lett., vol. 13, no. 2, pp. 102-104, Feb. 1992.
-
(1992)
IEEE Electron Device Lett.
, vol.13
, Issue.2
, pp. 102-104
-
-
Cristoloveanu, S.1
Williams, S.2
-
7
-
-
33644489573
-
-
ISE TCAD Manual Version 8.0
-
ISE TCAD Manual Version 8.0.
-
-
-
-
8
-
-
0032257711
-
"Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model"
-
M. Ieong, P. M. Solomon, and S. E. Laux, "Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model," in IEDM Tech. Dig., pp. 733-736.
-
IEDM Tech. Dig.
, pp. 733-736
-
-
Ieong, M.1
Solomon, P.M.2
Laux, S.E.3
-
9
-
-
0004071496
-
"Semiconductor material and device characterization"
-
Wiley Interscience, 2nd ed. New York, ch. 3
-
D. K. Schroder, "Semiconductor material and device characterization," in Wiley Interscience, 2nd ed. New York, ch. 3.
-
-
-
Schroder, D.K.1
-
10
-
-
0023998758
-
"New method for the extractions of MOSFET parameters"
-
G. Ghibaudo, "New method for the extractions of MOSFET parameters," Electron. Lett., vol. 24, pp. 543-545, 1988.
-
(1988)
Electron. Lett.
, vol.24
, pp. 543-545
-
-
Ghibaudo, G.1
-
12
-
-
4444347697
-
"The role of the mercury-Si Schottky-barrier height in - MOSFETs"
-
Nov.
-
J. Y. Choi, S. Ahmed, T. Dimitrova, J. T. C. Chen, and D. K. Schroder, "The role of the mercury-Si Schottky-barrier height in - MOSFETs," IEEE Trans. Electron Devices, vol. 51, no. 11, pp. 1380-1384, Nov. 2004.
-
(2004)
IEEE Trans. Electron Devices
, vol.51
, Issue.11
, pp. 1380-1384
-
-
Choi, J.Y.1
Ahmed, S.2
Dimitrova, T.3
Chen, J.T.C.4
Schroder, D.K.5
-
14
-
-
0020830319
-
"Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs"
-
Nov.
-
H. K. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs," IEEE Trans. Electron Devices, vol. 30, no. 11, p. 1244, Nov. 1983.
-
(1983)
IEEE Trans. Electron Devices
, vol.30
, Issue.11
, pp. 1244
-
-
Lim, H.K.1
Fossum, J.G.2
|