Modeling of switched-capacitor delta-sigma modulators in SIMULINK

IEEE Transactions on Instrumentation and Measurement

Volumn 54, Issue 4, 2005, Pages 1646-1654

  Zare Hoseini, Hashem ^a   Kale, Izzet ^a   Shoaei, Omid ^b  

^a UNIVERSITY OF WESTMINSTER   (United Kingdom)

^b UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Charge injection; Clock feedthrough; Correlated double sampling; Delta sigma modulators; Hysteresis; Nonideality; Nonlinearity; SIMULINK; Switched capacitor

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; HARMONIC DISTORTION; HYSTERESIS; JITTER; MATHEMATICAL MODELS; MODULATORS; OPERATIONAL AMPLIFIERS; THERMAL NOISE;

CHARGE INJECTION; CLOCK FEEDTHROUGH; CORRELATED DOUBLE SAMPLING; SWITCHED CAPACITOR;

DELTA SIGMA MODULATION;

EID: 23344431793     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2005.851085     Document Type: Article

References (14)

1. B. E. Boser and B. A. Wooley, "The design of sigma-delta modulation analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 22, no. 12, pp. 1298-1308, Dec. 1988.
2. O. Shoaei, "Continuous-time delta-sigma A/D converters for high speed applications," Ph.D. dissertation, Carleton Univ., Ottawa, ON, Canada, 1996.
3. P. Malcovati et al., "Behavioral modeling of switched-capacitor sigma-delta modulators," IEEE Trans. Circuits Syst., vol. 50, no. 3, pp. 352-364, Mar. 2003.
4. S. R. Northworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 1997.
5. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
6. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high-performance multibit ΔΣ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
7. S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulators. Norwell, MA: Kluwer, 1999.
8. R. del Rio et al., "Reliable analysis of settling errors in SC integrators: Application to ΣΔ modulators," Electron. Lett., vol. 36, pp. 503-504, Mar. 2000.
9. F. Medeiro et al., "Modeling opamp-induced harmonic distortion for switched-capacitor SD modulator design," in IEEE Int. Symp. Circuits Systems, vol. 5, May-Jun. 1994, pp. 445-448.
10. H. Zare-Hoseini and I. Kale, "On the effects of finite and nonlinear DC-gain on the switched-capacitor delta-sigma modulators," in Proc. IEEE Int. Symp. Circuits Systems, May 2005, pp. 2547-2550.
11. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 48, no. 11, pp. 1584-1614, Nov. 1996.
12. J. Shieh, M. Patil, and A. J. Sheu, "Measurement and analysis of charge injection in MOS analog switches," IEEE J. Solid-State Circuits, vol. SSC-22, no. 4, pp. 277-281, Apr. 1987.
13. X. Weize and E. G. Friedman, "Clock-feedthrough in CMOS analog transmission gate switches," in Annu. IEEE Int. ASIC/SOC Conf., Sep. 2002, pp. 181-185.
14. R. Khoini-Poorfard and D. A. Johns, "On the effect of comparator hysteresis in interpolative ΣΔ modulators," in IEEE Int. Symp. Circuit Syst., vol. 2, May 1993, pp. 1148-1151.