Design and implementation of stochastic neurosystem using SFQ logic circuits

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 320-323

  Kondo, Taizo ^a   Kobori, Masayuki ^a   Onomi, Takeshi ^a   Nakajima, Koji ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Neural network; Single flux quantum; Stochastic logic; Up down counter

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMBINATORIAL CIRCUITS; COMPARATOR CIRCUITS; COMPUTER SIMULATION; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; LOGIC GATES; OPTIMIZATION; RANDOM PROCESSES; REAL TIME SYSTEMS; SEMICONDUCTOR JUNCTIONS;

MULTIPLIER CIRCUITS; SINGLE FLUX QUANTUM; STOCHASTIC LOGIC; STOCHASTIC NEUROSYSTEMS; UP/DOWN COUNTERS;

NEURAL NETWORKS;

EID: 22144451793     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849818     Document Type: Conference Paper

References (12)

1. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Trans. Neural Netw., vol. 3, pp. 434-443, May 1992.
2. K. Nemoto, M. Kinjo, S. Sato, and K. Nakajima, "A nonmonotonic neurochip using stochastic logic," in Proc. 2001 Int. Symp. NOLTA, 2001, pp. 605-608.
3. S. Sato, K. Nemoto, S. Akimoto, M. Kinjo, and K. Nakajima, "Implementation of a new neurochip using stochastic logic," IEEE Trans. Neural Netw., vol. 14, pp. 1122-1127, Sep. 2003.
4. S. Akimoto, A. Momoi, S. Sato, and K. Nakajima, "Implementation of continuous-time dynamics on stochastic neurochip," IEICE Trans. Fundamentals, vol. E87-A, no. 9, pp. 2227-2232, Sep. 2004.
5. K. Nakajima, H. Mizusawa, H. Sugahara, and Y. Sawada, "Phase mode Josephson computer system," IEEE Trans. Appl. Supercond., vol. 1, pp. 29-36, Mar. 1991.
6. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Superconduct., vol. 1, pp. 3-28, Mar. 1991.
7. E. S. Fang and T. V. Duzer, "A Josephson integrated circuit simulator (JSIM) for superconductive electronics application," in Extended Abstracts Int. Superconductive Electronics Conf., 1989, pp. 407-410.
8. N. Mori, A. Akahori, T. Sato, N. Takeuchi, A. Fujimaki, and H. Hayakawa, "A new optimization procedure for single flux quantum circuits," Physica C, pt. 2, vol. 357-360, pp. 1557-1560, 2001.
9. J. H. Kang, J. X. Przybysz, S. S. Martinet, A. H. Worsham, D. L. Miller, and J. D. McCambridge, "3.69 GHz single flux quantum pseudorandom bit sequence generator fabricated with Nb/AlOx/Nb," IEEE Trans. Appl. Supercond., vol. 7, pp. 2673-2676, Jun. 1997.
10. A. Akahori, N. Takeuchi, N. Mori, Y. Suzuki, F. Furuta, A. Fujimaki, and H. Hayakawa, "Demonstration of 17 GHz operation of M-code generator based on SFQ with resettable latch," IEEE Trans. Appl. Supercond., vol. 11, pp. 521-524, Mar. 2001.
11. S. V. Polonsky, V. K. Semenov, and A. F. Kirichenko, "Single flux quantum B flip-flop and its possible applications," IEEE Trans. Appl. Supercond., vol. 4, pp. 9-18, Mar. 1994.
12. T. Onomi, Y. Horima, M. Kobori, I. Shimizu, and K. Nakajima, "Implementation of phase-mode arithmetic elements for parallel signal processing," IEEE Trans. Appl. Supercond., vol. 13, pp. 583-586, Jun. 2003.