A new CMOS current-mode multiplexer for l0 Gbps serial links

Analog Integrated Circuits and Signal Processing

Volumn 44, Issue 1, 2005, Pages 61-76

  Jiang, Jean ^a   Yuan, Fei ^a  

^a RYERSON UNIVERSITY   (Canada)

Author keywords

Active inductors; CMOS current mode circuits; Gbps serial links; Inductive peaking; Multiplexers

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC IMPEDANCE; ELECTRIC INDUCTORS; ELECTRIC POTENTIAL; ELECTROMAGNETIC WAVE INTERFERENCE; MOS DEVICES; PRINTED CIRCUIT BOARDS;

ACTIVE INDUCTORS; CMOS CURRENT-MODE CIRCUITS; GBPS SERIAL LINKS; INDUCTIVE PEAKING; MULTIPLEXERS;

MULTIPLEXING;

EID: 21544455539     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10470-005-1615-0     Document Type: Article

References (16)

1. M. Horowitz, C. Yang, and S. Sidiropoulus, "High-speed electrical signaling: Overview and limitations." IEEE Micro, vol. 18, no. 1, pp. 12-24, 1998.
2. S. Voinigescu, P. Popescu, P. Banens, M. Copeland, G. Fortier, K. Hewlett, M. Herod, D. Marchesan, J. Showell, S. Sziiagyi, H. Tran, and J. Weng, "Circuits and technologies for highly integrated optical networking ICs at 10 Gb/s to 40 Gb/s," in Proc. Custom Integrated Circuits Conf., May 2001, pp. 331-338.
3. A. Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis," in Proc. IEEE Int'l Solid-State Circuits Conf., Feb. 1997, pp. 238-239.
4. C. Yang, R. Farjad-Rad, and M. Horowitz, "A 0.5-m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling." IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 713-722, 1998.
5. C. Yang and M. Horowitz., "A 0.8-m CMOS 2.5 Gb/s over-sampling receiver and transmitter for serial links." IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 2015-2023, 1996.
6. R. Farjad-Rad, C. Yang, and M. Horowitz., "A 0.3-m CMOS 8-Gb/s 4-PAM serial link transceiver." IEEE J. of Solid-State Circuits, vol. 35, no. 5, pp. 757-764, 2000.
7. M. Lee, W.J. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques." IEEE J. of Solid-State Circuits, vol. 35, no. 11, pp. 1591-1599, 2000.
8. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice-Hall, Upper Saddle River, NJ, 1996.
9. A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, and F. Masuoka, "0.18 μ CMOS 10-Gb/s multiplexer/de-multiplexer ICs using current model logic with tolerance to threshold voltage fluctuation." IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 988-996, 2001.
10. B. Razavi, "Prospects of CMOS technology for high-speed optical communication circuits." IEEE J. Solid-State Circuits, vol. 37, no. 9, pp. 1135-1145, 2000.
11. B. Sun and F. Yuan, "A new inductor series-peaking technique for bandwidth enhancement of CMOS current-mode circuits." Analog Integrated Circuits and Signal Processing, vol 37, no. 3, pp. 259-264, 2003.
12. S. Mohan, M. Hershenson, S.P. Uoyd, and T.H. Lee, "Simple accurate expressions for planar spiral inductances." IEEE J. of Solid-State Circuits, vol. 34, no. 10, pp. 1419-1424, 1999.
13. S. Mohan, M. Hershenson, S.P. Boyd, and T.H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors." IEEE J. of Solid-State Circuits, vol. 35, no. 3, pp. 346-355, 2000.
14. P. Sullivan, B. Xavier, and W. Ku, "An integrated CMOS distributed amplifier utilizing packaging inductance." IEEE Trans. Microwave Theory and Techniques, vol. 45, no. 10, pp. 1969-1976, 1997.
15. K. Sackinger and W. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers." IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, 2000.
16. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/s-per-pin operation in 0.35-m CMOS." IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 706-711, 2001.